AM007 Questions 264-282 19 Sep 11.doc

DOC document 149 KB Posted

Attached to
Processor Capacity Services
Solicitation number
HC1028-11-R-0104
Issued by

About this file

Questions and Answers 164 through 282

View the file

Other files

File Type Posted
AM0009 J-4 DD254 Processor Capacity Services 28 Sep 11.dot DOT file
AM0009 J-5 Processor PWS Template revised 28 Sep 11.docx DOCX document
HC102811R0104 AM 0009 Conformed Copy.doc DOC document
AM 0009 Question Answer 283-297.doc DOC document
AM0009 J-2 Processor Requirements Document 28 Sep 11.docx DOCX document
SF 30 HC102811R0104 AM 0008.pdf PDF
J-4 DD254 Processor Capacity Services 19 Sep 11 AM007.doc DOC document
AM007 Questions revised 28 30 and 186 194 208 236 244 15 Sep 11.doc DOC document
J-5 Processor PWS Template revised 19 Sep 11 AM007.docx DOCX document
J-8 Itanium Chipset Pricing Model —
Justification for OTFAOC Processor VMWare REDACTED.pdf PDF
HC102811R0104 CONFORMED COPY AM 0007.doc DOC document
J-9 SPARC Chipset Pricing Model —
SF 30 HC102811R0104 Am 0007.doc DOC document
J-6 IBM System Z Chipset Pricing Model —
J-2 Processor Requirements Document 19 Sep 11 AM007.docx DOCX document
J-10 IBM System P Chipset Pricing Model —
J-1 SOO revised 15 Sep 11 AM007.doc DOC document
J-7 x86 Chipset Pricing Model —
SF 30 HC102811R0104 AM 0006.pdf PDF
J-2 Processor Requirements Document 17 Aug 11 AM005.doc DOC document
J-3 QASP for Processor revised 11 Aug 11 AM005.docx DOCX document
HC102811R0104 Conformed Copy AM0005.doc DOC document
AM 0005 Questions 240 through 263.doc DOC document
AM 0005 Questions 181 through 239.doc DOC document
J-5 Processor PWS Template revised 17 Aug 11 AM005.docx DOCX document
SF 30 HC102811R0104 AM 0005.doc DOC document
J-3 QASP for Processor revised 8 Aug 11 AM004.docx DOCX document
J-5 Processor PWS Template revised 11 Aug 11 AM004.docx DOCX document
AM 0004 Questions 075 through 156 final.docx DOCX document
AM 0004 Questions 157 through 180.doc DOC document
AM 0004 SF 30 HC102811R0104.doc DOC document
HC102811R0104 Conformed Copy Amd 0004.doc DOC document
J-10 IBM System P Chipset Pricing Model —
J-9 SPARC Chipset Pricing Model —
AM 0003 Questions 045 through 074.docx DOCX document
HC102811R0104 Conformed Copy AM0003.doc DOC document
J-5 Processor PWS Template revised 26 Jul 11 AM003.docx DOCX document
AM 0003 Questions 026 through 044 —
J-7 x86 Chipset Pricing Model —
J-2 Processor Requirements Document 26 Jul 11 AM 0003.doc DOC document
J-6 IBM System Z Chipset Pricing Model —
J-8 Itanium Chipset Pricing Model —
HC102811R0104 conformed copy AM 0002.doc DOC document
AM 002 Questions 006 through 025.doc DOC document
J-5 Processor PWS Template revised 13 Jul 11 AM002.docx DOCX document
SF 30 HC102811R0104 AM 0001.doc DOC document
J-6 IBM System Z Chipset Pricing Model revised 14 jul 11 AM002.xls XLS spreadsheet
J-2 Processor Requirements Document 18 Jul 11 AM002.doc DOC document
AMD 0001 HC102811R0104.doc DOC document
Show 40 more

Latest 50 of 63 listed here. See the rest on GovTribe.

On GovTribe

Work with this file

  • Download the original file
  • Contacts named in this file
  • Similar government files
  • Ask GovTribe AI about this file

Text version

Amendment 0007 Questions and Answers 264-282 For RFP HC1028-11-R-0104

QUESTION #
264
DOCUMENT
HC1028-11-R-0014; 6 July 2011
PAGE
4 of 31, Attachment J-5, PWS Template
SECTION NO.
6.1.4
SECTION NAME
Virtual Environments
SECTION TEXT
Provide solution that recognizes Virtual VMware environment as standard infrastructure for the x86 environment. The Government support staff will manage the ESX environment (hosts), placements, relocating environments (vmotion), and the VIC. The Virtual Environment software will be included in the processor utility service. Contractor will provide the underlying infrastructure, tools, software, licensing, and licensing agreements to support the VMware Virtual infrastructure as well as native virtual capabilities for HP-UX and Solaris.
QUESTION
The RFP requires VMWare as a standard. DISA requires bidders to include the cost VMWare software licensing in DISA mandated capacity service SLINs. While DISA allows bidders the flexibility to offer a wide range of licensing models, the lack of a separate SLIN structure for any of the OS software creates a number of evaluation and post award challenges. How is DISA to evaluate price differences between bidders offering if one vendor includes a lesser quantity of software than another bidder? Post-award how will DISA effect increases and/or decreases in OS software entitlements? To date, the bidders’ questions regarding VMWare highlight a lack of understanding on the part of bidder community as to how VMWare licensing is provided. VMWare’s newly announced virtual RAM pricing structure further complicates pricing VMWare software license entitlements, since individual prices will vary according to how the server is configured (something with which the government has specifically stated bidders will not be involved). DISA also requires the successful Offer to hold DISA harmless in any software audit – a cost and risk bidders must account for in their pricing without knowing the configuration details that will drive the new VMware license pricing. We suggest, therefore, that VMWare licenses and pricing be eliminated from the evaluation model in a manner similar to how the government is handling the zOS software

Background.

In a question released in Amendment 3, a bidder asks for details as to how bidders should propose OS software in tier 1 and 2, as well as in tiers 3, 4, and 5. The answer says bidders should offer VMWare and all OSs for Tiers 1 and 2. In this context, the government says that bidders should propose any solution for the licensing ("...unlimited license, datacenter license, multi-user, etc."). Given recent changes in the way VMWare licenses it product, a typical enterprise customer would inventory the total amount of RAM in all servers and use that total amount as a starting point for how much VMWare software they might be used to virtualize their server environments. It is most likely DISA (and perhaps the incumbent provider) knows how much memory is currently in use supporting their virtualized environments. Without this information, bidders are at a disadvantage. This is difficult in any event and rendered even more difficult because of the recent VMWare announcement that they are changing products, including licensing terms, basic capabilities, and even the name of their enterprise virtualization software. These newly announced terms are to take place in September, perhaps even before the final bid response is due. The announced changes would make it virtually impossible to offer the government a meaningful, stable pricing plan, since license costs may vary depending upon simple configuration changes that the government currently gets free.

Further, in the RFP’s section J-2, Requirements Document, on page 2 at paragraph 1.2.1 OS Requirements, the government says, "For Operating systems listed under each chipset, the offeror will provide the most current operating system; additionally provide and support for two versions back. The Government defines the most current version as N and the two proceeding versions as minus two (-2)." The definition of N, then, is likely to change because of VMWare’s decision. Bidders may be forced to provide additional pricing for N-1 and/or N-2 versions as well as various licensing models because of the recently announced licensing and pricing changes..

Conclusion.

We believe the complexity of the pricing and licensing arrangements, exacerbated by the recent VMWare licensing announcement, makes it impossible to consistently evaluate variances among bidders’ proposals.

Will the government remove VMWARE software from the evaluation model in the same manner as the zOS operating system has been removed?

ANSWER
No, J-7, X86 Chipset Pricing Model remains the same. See Question 208 and 244. The Government does not require support for "N -2" on VMware; our sustainment strategy has been N and N -1 only for the time it takes to migrate to N.
QUESTION #
265
DOCUMENT
HC 1028-11-R-0104; 6 July 2011
PAGE
23 of 38, Attachment J-2, Requirements Document
SECTION NO.
Attachment J-2
SECTION NAME
X86 W/L/L Tier Definitions
SECTION TEXT
Hot pluggable CPU/memory (Availability Features)
QUESTION
Background.

In the RFP, the X86 systems require "hot pluggable CPU/memory." Only extremely high-end servers generally have these features. In any event, hot pluggable CPUs require a system equipped with the capability to electrically power-down an individual processor socket – a feature which, it is believed, is not commonly found on entry and mid-tier servers. In a like fashion, hot pluggable RAM conventionally requires the system to "mirror" all of its RAM, and provide electrical isolation at the field replaceable unit level – again, a feature not commonly found on entry and mid-tier servers. The required feature is also extremely complex, and requires not only special hardware, but also an operating system that is capable of adjusting to the changing conditions (insertion/removal of CPU and/or RAM). As a result, special versions of all five required OSs might also be needed to meet this requirement.

Conclusion.

DISA has indicated in the answers to questions published in Amendment 2 that this requirement is "necessary to insure hardware solution provides availability and maintainability for any hosting requirement faced by DISA.” It might be better if the RFP were changed to frame DISA’s requirements in terms of mission availability. More conventional High Availability (HA) measures could be offered by bidders. For example, such requirements might be met by using the required HA configurations of clustering servers, required elsewhere in the RFP. Note that the 99.95 and 99.99% availability requirements should be sufficiently strong to ensure DISA’s mission continuity.

Will the government consider removing these word from the RFP, and replacing them with a more generally stated standard that will allow bidders some latitude in how they propose to meet the government’s need to ensure mission availability?

ANSWER
Yes, J-2, para 1.2.1.2 and 2.0 allows offers to propose options to deliver or exceed 99.99%. The vendor solution may propose an option to provide a Hot Swappable solution in order to support customer workload that requires high availability as well as options for clustered hardware solutions. Hot Swappable CPUs and Memory options will be identified at time of order, unless the vendor identifies this as a standard solution.
QUESTION #
266
DOCUMENT
HC 1028-11-R-0104; 6 July 2011
PAGE
23 of 38, Attachment J-2, Requirements Document
SECTION NO.
Attachment J-2
SECTION NAME
X86 W/L/L Tier Definitions
SECTION TEXT
Hot pluggable CPU/memory (Availability Features)
QUESTION
In the questions distributed in Amendment 2 (question 32), a bidder stated that the "Dynamic Reconfiguration" requirement does not exist in the entry and mid-tier systems. This essentially restates the issues set out in the paragraph above. Solutions that would meet this requirement would require the same complex technology described above.

This requirement could be interpreted to mean that when working under VMware, one must be able to dynamically re-configure the individual VMs (the software); however, the government appears to focus their answer solely on system hardware, saying again, that this requirement is "necessary to insure hardware solution provides availability and maintainability for any hosting requirement faced by DISA." This feature would require special features in the expansion hardware (the bus) as well as in the primary OS (VMware) and the guest operating system(s). It is our understanding that VMware does not currently support this feature. The requirement appears to represent features that are not available in the classes of systems sought here. It is our understanding that VMware does not currently support this feature.

The requirement appears to represent features that are not available in the classes of systems sought here.

Could DISA rewrite the requirements in a more function-based fashion to allow bidders more latitude in proposing solutions to meet the government’s needs?

ANSWER
See Question 265.
QUESTION #
267
DOCUMENT
HC1028-11-R-0104.doc Amendment 3 - Questions – #30

PAGE

SECTION NO.

SECTION NAME
Tier Definitions X86

SECTION TEXT

QUESTION
Re: Hot Pluggable CPU/Memory - We understand that High Availability is important and we have done market research on the Hot Pluggable requirement. We are not aware of an x86 vendor platform that can support this requirement. We request that this be removed from the x86 Requirement as it is a function of other non X86 hardware/ Chipsets.
ANSWER
See Questions 265 and 266.
QUESTION #
268
DOCUMENT
HC1028-11-R-0104.doc Amendment 3 - Questions – #31

PAGE

SECTION NO.

SECTION NAME
Tier Definitions X86

SECTION TEXT

QUESTION
Re: Dynamic Reconfiguration - We understand that High Availability is important and we have done market research on the Dynamic Reconfiguration requirement. We do not know of an x86 vendor platform that can support this requirement. We request that this be removed from the x86 Requirement as it is a function of other non X86 hardware/ Chipsets.
ANSWER
See Questions 265 and 266.
QUESTION #
269
DOCUMENT
HC1028-11-R-0104.doc Amendment 3 - Questions – #30, 31

PAGE

SECTION NO.

SECTION NAME

SECTION TEXT

QUESTION
We request an extension until October 15th to allow time to define a solution which meets the needs of the requirements above.
ANSWER
Amendment 0006 extends the proposal due date to 6 October 2011, 2:00 CST.
QUESTION #
270
DOCUMENT
HC102811R0104 Conformed Copy Amd 0004.doc
PAGE
45
SECTION NO.
Section L, Subsections 2.1.4., 2.3 and 7.1.1 Section A
SECTION NAME
Electronic Reference Documents ,Electronic Offers, Solicitation/Contract Form
SECTION TEXT
2.1.4: The Government will evaluate ONLY softcopy versions of the Offeror’s proposal over the Internet using a web-based source selection tool

2.3: In order to respond to this solicitation, the Offeror must upload a complete proposal to the DITCO web site at https://www.ditco.disa.mil/dcop no later than the time and date specified in Section A.

7.1.1 Section A: Completion of blocks 15A and 16 and signature and date for blocks 17 and 18 of the Standard Form 33. Signature by the Offeror on the SF33 constitutes an offer, which the Government may accept. The "original" copy should be clearly marked under separate cover and should be provided without any punched holes.

QUESTION
Please confirm if we should submit responses electronically only or if we also need to provide a hard copy as well.
ANSWER
Responses should be sent electronically IAW Section L, para 2.1.4.
QUESTION #
271
DOCUMENT
J-9 SPARC Chipset Pricing Model (Protected) AM 0003.xlsx

PAGE

SECTION NO.

SECTION NAME

SECTION TEXT

QUESTION
Is it possible to add additional Component level CLINS as required to map to the Tier Configurations as we designed.

Given that the J-9_SPARC_Chipset_Pricing_Model_(Protected)_AM_0003.xlsx is protected, we cannot add or modify existing CLINS to add the Additional HW Components to the J-9. Please advise how we should address the need for additional CLINS.

ANSWER
No additional CLINs or SLINs may be added. See questions 191, 195, 239, Amendment 0005.
QUESTION #
272
DOCUMENT
Amendment 0005 Questions and Answers 181 through 239
PAGE
6

SECTION NO.

SECTION NAME
Answer to 202

SECTION TEXT

QUESTION
“5.5 to 6KW” per complete 42U Rack does not provide adequate power to support multiple systems in each rack based on today's processor technology and architecture. This could result in multiple 42U racks that will be almost empty. Could you please change this requirement to at least 27 KW? We believe the current DISA equipment racks consume more than the current RFP specification per rack.
ANSWER
The Government specified 5.5kW-6kW is for normal sustainment operational load and not vendor-rated start up or name plate loading. In some cases, racks may not be fully populated to adhere to Government facility power and cooling restrictions. Racks that are proposed to exceed the standard must be neutral to the rest of the data center and must be specified as supplemental cooling solutions provided by the vendor for DISA review and approval. This can be found in section J-2, Attachment 5, pages 29 - 34.
QUESTION #
273
DOCUMENT
Amendment 0005 Questions and Answers 181 through 239
PAGE
7

SECTION NO.

SECTION NAME

SECTION TEXT
Answer to 210
QUESTION
The answer to Question 34 does not answer this question. The modification to the specifications still includes a range of cores. If the vendors bid the minimum number of cores for each tier, the SLIN list does not provide a mechanism to increase the cores. Please change the in one of the following ways:

1. Change the specifications to a single number of cores rather than a range of cores and add SLINs to increase the cores.

2. Change the SLIN list to reflect the core nature of the mandatory architecture specified.

ANSWER
The Tier structure will not be changed. The vendor should fit their technical solution into the provided tier structure.
QUESTION #
274
DOCUMENT
Amendment 0005 Questions and Answers 181 through 239
PAGE
8

SECTION NO.

SECTION NAME

SECTION TEXT
Answer to 219
QUESTION
While the answer to the question stated that DISA’s intent is not to restrict Power Tier 1 to Blades, the RFP still has Blades in the title of J-2, page 22.
ANSWER
J-2, Attachment 1, Server Chipset Tier Definitions has been revised to remove blade reference from tier 1.
QUESTION #
275
DOCUMENT
Amendment 0005 Questions and Answers 181 through 239
PAGE
10

SECTION NO.

SECTION NAME

SECTION TEXT
Answer to 224
QUESTION
Please include a minimum memory amount in J-2 Page 23. This answer is not reflected in the RFP. Since there are two different minimum memory amounts specified in Tier 1 (96GB) and Tier 2 (256GB), it is not clear what the minimum memory amount should be. Is 96GB or 256GB memory the minimum to be used for Tier 3, 4 and 5 servers and blades? It would be best for the government and for the vendors if the government would specify a minimum memory requirement for each Tier. This would allow for a level playing field.
ANSWER
Memory requirements have been clarified in Amendment 0006, J-2, Attachment 1, Chipset Tier Definitions.
QUESTION #
276
DOCUMENT
Amendment 0005 Questions and Answers 181 through 239
PAGE
10

SECTION NO.

SECTION NAME

SECTION TEXT
Answer to 225
QUESTION
Since this answer allows “Boot from SAN” as an acceptable technology, please update the specifications on J-2 Page 23 to show that vendors can either bid “Boot from SAN” or “Mirrored boot disks”. In the event that the system is configured with “Boot from SAN” must vendors also provide the unnecessary/unused mirrored boot disk?
ANSWER
Vendor would need to provision either solution based on the requirement specified at time of order. J-2, Attachment 1, Chipset Tier Definitions have been modified.
QUESTION #
277
DOCUMENT
Amendment 0005 Questions and Answers 181 through 239
PAGE
10

SECTION NO.

SECTION NAME

SECTION TEXT
Answer to 226
QUESTION
Please remove “Hot pluggable CPU/memory boards and dynamic reconfiguration” from the x86 chipset Tier definitions. This will greatly restrict competition and this technology does not reflect current state of the industry.
ANSWER
Tier definitions and requirements have been clarified in Amendment 0006, J-2, Attachment 1, Chipset Tier Definitions.
QUESTION #
278
DOCUMENT
Amendment 0005 Questions and Answers 181 through 239
PAGE
10

SECTION NO.

SECTION NAME

SECTION TEXT
Answer to 226
QUESTION
On information and belief, VMware versions 4.1 and 5.0 do not support hot pluggable CPU or memory boards. Would the government please remove this requirement because these two requirements mutually exclusive.
ANSWER
See Question 277.
QUESTION #
279
DOCUMENT
Attachment J-5
PAGE
4
SECTION NO.
6.1.4
SECTION NAME
Subtask 1.6 – Virtual Environments
SECTION TEXT
Provide solution that recognizes VMWare/VSphere as the standard infrastructure for the x86 virtual environment.
QUESTION
Please specify exactly which version of VMWare/ VSphere is required.
ANSWER
See Question 208.
QUESTION #
280
DOCUMENT
J-5
PAGE
3
SECTION NO.
5.7.1
SECTION NAME
Unclassified, Classified, SCI Level Environments
SECTION TEXT
Contractor will provide engineering and maintenance support personnel with the appropriate clearance for DISA’s classified and unclassified environments.
QUESTION
For maintenance support at the DISA OCONUS sites, is it allowable to utilize in-country service techs (not US citizens) that hold clearance credentials equivalent to US?
ANSWER
No, all service techs must have a US security clearance. Host nation security clearances cannot be utilized. J-2, Requirements Document; J-4, DD254; and J-5, PWS have been revised.
QUESTION #
281
DOCUMENT
J-5
PAGE
3
SECTION NO.
5.7.1
SECTION NAME
Unclassified, Classified, SCI Level Environments
SECTION TEXT
Contractor will provide engineering and maintenance support personnel with the appropriate clearance for DISA’s classified and unclassified environments.
QUESTION
For maintenance support at the DISA OCONUS sites will DISA provide facility escorts for in-country service technicians (not US citizens) that do not hold security clearances?
ANSWER
No, all service techs must have a US security clearance. Facility escorts will not be utilized.
QUESTION #
282
DOCUMENT
J-2 Processor Requirements Document - also Answers to Questions 212 and 224
PAGE
Page 23

SECTION NO.

SECTION NAME
X86 W/L/L Tier Definitions
SECTION TEXT
X86 W/L/L Tier Definitions
QUESTION
What does the government mean by "Memory capacity" in the Characteristic column of the X86 W/L/L Tier Definition table?

Characteristic

Tier 1 (ESX environments)

Tier 2 (ESX environments)

Tier 3 (Physical Environment)

Tier 4 (Physical Environment)

Tier 5 (Physical Environment)

Memory Capacity

At least 96GB

At least 256GB

Up to 16 GB RAM, above this amount is priced separately

Up to 32 GB RAM, above this amount is priced separately

Up to 64 GB RAM, above this amount is priced separately

Is the government stating its “minimum” memory requirement as 96GB of RAM for a Tier 1 (ESX Environments) and 256GB of RAM for a Tier 2 (ESX Environments) OR Is the government stating that the vendor must propose a Tier 1 and Tier 2 server solution with the “Capacity” to support 96GB or 256GB of RAM, respectively?

What are the government’s “minimum” memory requirements for Tiers 3 through 5?

Would the government please indicate its minimum memory requirements for each tier?

Would the government please modify the bid requirements documents (S.O.O, J-2 and J-5), and resolve the apparent contradictions between X86 tier descriptions and the answers to questions 212 and 224?

ANSWER
J-2, Attachment 1, is revised. For tiers 1 & 2, minimum memory requirements are specified with ability to increase if needed. Memory requirements for tiers 3-5 have also been clarified.

File details come from the government source that posted it. Updated .