L-1_HC102817R0015_QA_AMEND_0003_FINAL.pdf

PDF 30 KB Posted

Attached to
DISA Processor Capacity Services (XSPCS)
Solicitation number
HC102817R0015
Issued by

About this file

L-1 HC102817R0015 AMEND 0003 QA (289-300)

View the file

Other files

File Type Posted
HC102817R0015_Amend0008_J-2_QASP_final.pdf PDF
HC102817R0015_B-1_SPARC_Cost_Model_Amend_008_Locked.xlsx XLSX spreadsheet
HC102817R0015_Amend0008_J-1_PWS_trackchanges.pdf PDF
HC102817R0015_Amend0008_J-6_SECTION_L_trackchanges.pdf PDF
HC102817R0015_RFP_CONFORM_AMEND_0008.pdf PDF
HC102817R0015_Amend0008_consolidated_Q&A.pdf PDF
HC102817R0015_Amend0008_J-6_SECTION_L_final.pdf PDF
HC102817R0015_Amend0008_Attachment_L-1_QA_374-379.pdf PDF
HC102817R0015_Amend0008_J-7_SECTION_M_final.pdf PDF
HC102817R0015_Amend0008_J-7_SECTION_M_trackchanges.pdf PDF
HC102817R0015_Amend0008_J-2_QASP_trackchanges.pdf PDF
HC102817R0015_RFP_AMEND_0008.pdf PDF
HC102817R0015_Amend0008_J-1_PWS_final.pdf PDF
HC102817R0015_RFP_AMEND_0007.pdf PDF
HC102817R0015_AMD_0006.pdf PDF
HC102817R0015_RFP_AMEND_0005.pdf PDF
J-1_HC102817R0015_PWS_Amend_0005_Track_Changes.pdf PDF
J-1_HC102817R0015_PWS_Amend_0005_final.pdf PDF
L-1_HC102817R0015_AMD_0005__Q345-373_07142017.pdf PDF
J-7_HC102817R0015_SECTION_M_Amend_0005_track_changes.pdf PDF
HC102817R0015_B-1_SPARC_Cost_Model_Amend_005_Locked_071417.xlsx XLSX spreadsheet
J-7_HC102817R0015_SECTION_M_Amend_0005_final.pdf PDF
J-6_Section_L_Amend_0004_correction_Track_Changes.pdf PDF
HC102817R0015_B-1_X86_Cost_Model_Amend_0005_Locked_20170712.xlsx XLSX spreadsheet
L-1_HC102817R0015_Questions_301-344_Response_2017-07-07.pdf PDF
J-1_HC102817R0015_PWS_Amend_004_v3_track_changes.pdf PDF
J-6_Section_L_Amend_0004_Final.pdf PDF
J-6_Section_L_Amend_0004_Track_Changes_70617.pdf PDF
HC102817R0015_RFP_AMD_0004.pdf PDF
J-1_HC102817R0015_PWS_Amend_004_v3_Final.pdf PDF
HC102817R0015_B-1_X86_Cost_Model_Amend_0004_locked_20170707.xlsx XLSX spreadsheet
HC102817R0015_RFP_AMD_0003.pdf PDF
J-1_HC102817R0015_PWS_Amend_003_v1_track_changes_2017-06-28.pdf PDF
HC102817R0015_B-1_X86_Cost_Model_Amend_003_Locked_FINAL.xlsx XLSX spreadsheet
HC102817R0015_B-1_SPARC_Cost_Model_Amend_003_Locked_FINAL_(2).xlsx XLSX spreadsheet
J-1_HC102817R0015_PWS_Amend_003_v1_Final_2017-06-28.pdf PDF
J-2_HC102817R0015_QASP_Amend_002_FINAL_62317.pdf PDF
HC102817R0015_RFP_AMD_0002.pdf PDF
J-6_Section_L_Amend_002_track_changes_62317.pdf PDF
L-1_HC102817R0015_QA_Amed_0002_FINAL_62317.pdf PDF
J-2_HC102817R0015_QASP_Amend_002_track_changes_62317.pdf PDF
J-1_HC102817R0015_PWS_Amend_002_v3_track_changes_062317.pdf PDF
J-1_HC102817R0015_PWS_Amend_002_v3_FINAL_62317.pdf PDF
J-7_SECTION_M_Amend_002_track_changes_62317.pdf PDF
B-1_HC102817R0015_SPARC_Cost_Model_Amend_002_Locked.xlsx XLSX spreadsheet
J-7_SECTION_M_Amend_002_FINAL_62317.pdf PDF
B-1_HC102817R0015_X86_Cost_Model_Amend_002_Locked.xlsx XLSX spreadsheet
J-6_Section_L_Amend_002_FINAL_62317.pdf PDF
HC102817R0015_AMD_001.docx DOCX document
J-5_HC102817R0015_Non-Disclosure_Agreement.docx DOCX document
Show 40 more

Latest 50 of 57 listed here. See the rest on GovTribe.

On GovTribe

Work with this file

  • Download the original file
  • Contacts named in this file
  • Similar government files
  • Ask GovTribe AI about this file

Text version

HC1028-17-R-0015

XSPCS Q&A

AMEND 0003

# Reference Questions Government Response

289 XSPCS PWS Attachment J-1, APPENDIX ONE, page 1 of 3 SYSTEM SPARC Tier Definitions, B-1 B-table Pricing model

With regard to Tier 1 System SPARC requirements, the requirement states "1 to 2 sockets...". How many physical processors (i.e. in sockets) does the government require be installed for this tier? with processors?

PWS “Appendix One SPARC Tier Definitions” requirements have been updated.

290 XSPCS PWS Attachment J-1, APPENDIX ONE, page 1 of 3 SYSTEM SPARC Tier Definitions, B-1 B-table Pricing model

With regard to Tier 1 System SPARC requirements, the requirement states "(minimum 4 Cores per Processor at 2.66 GHz per core "). How many total physical cores must be installed for this tier?

PWS “Appendix One SPARC Tier Definitions” requirements have been updated.

291 XSPCS PWS Attachment J-1, APPENDIX ONE, page 1 of 3 SYSTEM SPARC Tier Definitions, B-1 B-table Pricing model

With regard to Tier 2 System SPARC requirements, the requirement states “minimum 4 sockets of 4 Cores per Processor at 2.66 GHz per core ". How many physical processors does the government require be installed for this tier?

Vendor’s solution should meet the minimum requirements defined in PWS “Appendix One SPARC Tier Definitions”.

292 XSPCS PWS Attachment J-1, APPENDIX ONE, page 1 of 3 SYSTEM SPARC Tier Definitions, B-1 B-table Pricing model

With regard to Tier 2 System SPARC requirements, the requirement states “minimum of 4 Cores per Processor at

2.66 GHz per core ". How many

physical cores does the government require be installed for this tier?

PWS “Appendix One SPARC Tier Definitions” requirements have been updated.

293 XSPCS PWS Attachment J-1, APPENDIX

Definitions, B-1 B-table Pricing model

With regard to Tier 2B System SPARC requirements, the requirement states "2 sockets (minimum 8 Cores per Processor at 2.85 GHz per core "). How many total physical processors must be installed for this tier?

PWS “Appendix One SPARC Tier Definitions” requirements have been updated.

294 XSPCS PWS Attachment J-1, APPENDIX ONE, page 1 of 3 SYSTEM SPARC Tier Definitions, B-1 B-table Pricing model

With regard to Tier 2B System SPARC requirements, the requirement states “minimum of 8 Cores per Processor at

2.85 GHz per core ". How many

physical cores does the government require be installed for this tier?

PWS “Appendix One SPARC Tier Definitions” requirements have been updated.

295 XSPCS PWS Attachment J-1, APPENDIX ONE, page 1 of 3 SYSTEM SPARC Tier Definitions, B-1 B-table Pricing model

With regard to Tier 3 System SPARC requirements, the requirement states “minimum 8 sockets of 4 Cores per Processor at 2.66 GHz per core ". How many physical processors does the government require be installed or populated for this tier?

PWS “Appendix One SPARC Tier Definitions” requirements have been updated.

HC1028-17-R-0015

XSPCS Q&A

AMEND 0003

# Reference Questions Government Response

XSPCS PWS Attachment J-1, APPENDIX

Definitions, B-1 B-table Pricing model

With regard to Tier 3 System SPARC requirements, the requirement states “minimum of 4 Cores per Processor at

2.66 GHz per core ". How many

physical cores does the government require be installed for this tier?

PWS “Appendix One SPARC Tier Definitions” requirements have been updated.

297 XSPCS PWS Attachment J-1, APPENDIX ONE, page 1 of 3 SYSTEM SPARC Tier Definitions, B-1 B-table Pricing model

With regard to Tier 4B System SPARC requirements, the requirement states “minimum 4 sockets of 8 Cores per Processor at 3.0 GHz per core ". How many physical processors does the government require be installed or populated for this tier?

PWS “Appendix One SPARC Tier Definitions” requirements have been updated.

298 XSPCS PWS Attachment J-1, APPENDIX ONE, page 1 of 3 SYSTEM SPARC Tier Definitions, B-1 B-table Pricing model

With regard to Tier 4B System SPARC requirements, the requirement states “minimum of 8 Cores per Processor at

3.0 GHz per core ". How many physical

cores does the government require be installed for this tier?

PWS “Appendix One SPARC Tier Definitions” requirements have been updated.

299 XSPCS PWS Attachment J-1, APPENDIX ONE, page 1 of 3 SYSTEM SPARC Tier Definitions, B-1 B-table Pricing model

In multiple places in the PWS as well as in the B-table, the government states "additional sockets above this amount are priced separately". The systems requested use various different processors, which are in some cases, not compatible from one model to the next.

Such processors carry different prices.

Will the government change the B-table to add a line item for each system and/or socket upgrade type?

In the alternative, is the government willing to pay the price of the most expensive such upgrade - for all upgrades?

PSW references to “additional sockets above this amount are priced separately", have been removed.

SPARC cost model has been updated, removing the requirement for a processor expansion.

300 J-3 B Tables DISA should confirm The Evaluation Quantities tab – columns Q thru AA, the formulas do not annualize, the current formula returns monthly cost but should show annually cost.

We see the net of this possible error is the expected TCO is 1/12 of the actual.

See Revised Cost Models Attachment J-3.

File details come from the government source that posted it. Updated .