L-1_HC102817R0014_QA_AMEND_0003_FINAL.pdf

PDF 59 KB Posted

Attached to
DISA Processor Capacity Services (ZIPPCS)
Solicitation number
HC1028-17-R-0014
Issued by

About this file

HC102817R0014 RFP AMEND 0003 L-1 QA

View the file

Other files

File Type Posted
J-1_HC102817R0014_PWS_Amend_0009_final.pdf PDF
J-4_HC102817R0014_D254_AMEND_0009.pdf PDF
HC102817R0014AMD0009.pdf PDF
J-1_HC102817R0014_PWS_Amend_0009_trackchanges.pdf PDF
HC102817R0014_AMD0006_RFP.pdf PDF
HC102817R0014_Itanium_Cost_Model_Locked_AMD0006.xlsx XLSX spreadsheet
HC102817R0014_B-1_Z-series_Cost_Model_Locked_AMD006.XLSX XLSX spreadsheet
HC102817R0014_B-1_P-series_Cost_Model_Locked_AMD006.XLSX XLSX spreadsheet
RFP_HC102817R0014_AMD_0005.pdf PDF
HC102817R0014_B-1_Z-series_Cost_Model_Locked_Amend_004.xlsx XLSX spreadsheet
L-1__HC102817R0014_AMEND_0004_QA_(124-135)_final.pdf PDF
J-1_HC102817R0014_PWS_Amend_0004_trackchange_062317.pdf PDF
J-1_HC102817R0014_PWS_Amend_0004_Final_062317.pdf PDF
HC102817R0014_RFP_AMD_0004.pdf PDF
HC102817R0014_B-1_P_Series_Cost_Model_Locked_Amend_004.xlsx XLSX spreadsheet
HC102817R0014_RFP_AMD_0003.pdf PDF
J-1_HC102817R0014_PWS_Amend_003_final.pdf PDF
B-1_HC102817R0014_P_Series_Cost_Model_Unlocked_Amend_003_Locked.XLSX XLSX spreadsheet
J-1_HC102817R0014_PWS_Amend_003_trackchanges.pdf PDF
L-1_HC102817R0014_QA_AMEND_0002_final.pdf PDF
J-6_HC102817R0014_Section_L_AMEND_0002_final_061617.pdf PDF
B-1_HC102817R0014_Z-series_Cost_Model_Amend_0002_Locked.xlsx XLSX spreadsheet
J-2_HC102817R0014_QASP_Amend_0002_v1_trackchanges_061617.pdf PDF
B-1_HC102817R0014__P_Series_Cost_Model_Amend_0002_Locked.xlsx XLSX spreadsheet
J-7_HC102817R0014_Section_M_AMEND_0002_trackchanges_061617.pdf PDF
HC102817R0014_RFP_AMD_0002.pdf PDF
J-2_HC102817R0014_QASP_Amend_0002_v1_final_0601617.pdf PDF
J-1_HC102817R0014_PWS_Amend_002_v6_trackchanges_061617.pdf PDF
J-7_HC102817R0014_Section_M_AMEND_0002_final_061617.pdf PDF
B-1_HC102817R0014_Itanium_Cost_Model_Amend_0002_Locked.xlsx XLSX spreadsheet
J-1_HC102817R0014_PWS_Amend_002_v6_final_061617.pdf PDF
J-6_HC102817R0014_Section_L_AMEND_0002_trackchanges_061617.pdf PDF
HC102817R0014_AMD_001.docx DOCX document
J-3_HC102817R0014_B-1_Z-series_Cost_Model_Locked.xlsx XLSX spreadsheet
HC102817R0014_RFP.docx DOCX document
J-2_HC102817R0014_QASP_050217.docx DOCX document
J-3_HC102817R0014_B-1_P_Series_Cost_Model_Locked.xlsx XLSX spreadsheet
J-5_HC102817R0014_Non-Disclosure_Agreement.docx DOCX document
J-4_HC102817R0014_DD254.pdf PDF
J-1_HC102817R0014_PWS_APPENDIX_SIX_Call_Order_Activity_Summary_Sample.xls XLS spreadsheet
J-3_HC102817R0014_B-1_Itanium_Cost_Model_Locked.xlsx XLSX spreadsheet
J-1_HC102817R0014_PWS_050217.docx DOCX document
Show all 42

On GovTribe

Work with this file

  • Download the original file
  • Contacts named in this file
  • Similar government files
  • Ask GovTribe AI about this file

Text version

HC1028-17-R-0014

ZIPPCS Q&A

AMEND 0003

# Reference Questions Government response 120 PWS Attachment J-1, APPENDIX ONE, page 2 of 3 SYSTEM P Tier Definitions, B- 1 B-table Pricing model

IBM Power 7 processors are currently available in only 8 core-per-CPU form.

Would the government correct all Tier definitions for Tiers 1 through 3 to reflect this number (i.e. "minimum of 8 cores per processor at 3.0 GHz or higher")?

The Cost Model SLINs and PWS Appendix 1 for System P have been updated.

121 PWS Attachment J-1, APPENDIX ONE, page 2 of 3 SYSTEM P Tier Definitions

With regard to Tier 1 System P requirements, the requirement states "1 to 2 sockets...” How many physical CPUs (i.e. in sockets) does the government require? Does the government require one or two sockets to be populated with processors?

The Cost Model SLINs and PWS Appendix 1 for System P have been updated.

122 PWS Attachment J-1, APPENDIX ONE, page 2 of 3 SYSTEM P Tier Definitions

With regard to Tier 4 System P requirements, the requirement states "greater than 8 sockets...” Specifying greater than 8, rather than "at least 8" or "greater than or equal to 8" will cause the government to buy a much, much larger and more expensive system to meet this requirement. Will the government change this requirement to read "at least 8 sockets"?

The Cost Model SLINs and PWS Appendix 1 for System P have been updated.

123 PWS Attachment J-1, APPENDIX ONE, page 2 of 3 SYSTEM P Tier Definitions

The system descriptions for Disk I/O connections required for Tiers 3 and 4 state “minimum of 4 I/O channels are required to meet bandwidth needs.”

Will the government define the non-standard term, "I/O Channels"? Does this refer to the channels associated with a SCSI adapter (or SAS - Serial Attached SCSI adapter)? Will the government state what bandwidth requirements must be met for these channels; what is the required bandwidth for each Tier?

The term “I/O channels” does relate to the connectivity between server and SAN storage.

Bandwidth requirements will vary based on the individual requirements of workloads being supported by the Government on behalf of the Mission Partners requesting the service.

File details come from the government source that posted it. Updated .