26-00696 Requirement Specifications.docx
DOCX document 17 KB Posted
- Attached to
- Digital Phase Noise and Frequency Analyzer Federal contract opportunity
- Solicitation number
- NB688000-26-01167
About this file
This is a Requirement Specifications document for the ARTIQ Experimental Control System, detailing hardware components and software development requirements for the Ion Storage Group at NIST.
The hardware specifications include 21 distinct components organized by functional category: power delivery (3 EEM AC Power Modules generating 200W minimum), core processing cards (5 Kasli cards and 1 Kasli-SoC for real-time experiment coordination with ethernet and fiber DRTIO communication), signal I/O modules (2 DIO-SMA-TTL cards with 8+ SMA connections and 1 DIO-RJ45-TTL card with 4+ RJ45 connections for TTL inputs/outputs), RF generation (5 Urukul boards with 4+ phase-coherent DDS channels), analog signal generation (2 Fastino DAC boards with 32+ channels, 2 Shuttler waveform engines with 16+ channels, 2 Shuttler-AFE modules with 16-channel 125 MSPS DACs, and 1 Songbird low-noise DAC at 2.5GS/s 16-bit), and infrastructure (1 rack-mountable crate with airflow capability). All components utilize Molex MiniFit outputs and integrate with the RTIO (Real-Time I/O) engine for synchronized timing and deterministic operation.
The software specifications mandate implementation of RTIO event batching for Zynq-based core devices (Kasli-SoC and ZC706), requiring development of a new "with batch" context manager for ARTIQ-Python to increase sustained RTIO event throughput above ARTIQ 8.0 and 9 baselines. The implementation must integrate into the main ARTIQ repository at github.com/m-labs/artiq, be included in the next ARTIQ release, be usable through standard installation channels without requiring source compilation, achieve NAC-3 compiler compatibility, and maintain Artiq-9 backward compatibility.
View the file
Other files for this federal contract opportunity
| File | Type | Posted |
|---|---|---|
| Revised Requirement Specifications.docx | DOCX document |
On GovTribe
Work with this file on GovTribe
- Download the original file
- Contacts named in this file
- Similar government files
- Ask GovTribe AI about this file
Text version
Item
| Quantity |
| Requirement |
| EEM AC Power Module |
| 3 |
| EEM card to generate at least 200W from universal IEC input for supplying Artiq system with power. Molex MiniFit outputs. |
| Kasli |
| 5 |
| Artiq Integrated card to coordinate and drive experimental hardware. Required to: Hold and run the real-time experiment schedule, distribute clocks and perform synchronization, communicate with peripherals, communicate with master (both via ethernet and over fiber with DRTIO). |
| Kasli-SoC |
| 1 |
| Similarly, Artiq Integrated card to coordinate and drive experimental hardware. Required to: Hold and run the real-time experiment schedule, distribute clocks and perform synchronization, communicate with peripherals, communicate with master (both via ethernet and over fiber with DRTIO). Additionally, it must utilize an integrated CPU to act as a faster control system for the Artiq system. |
| DIO-SMA-TTL |
| 2 |
| Artiq integrated card to send and receive fast TTL inputs and outputs through SMA connections (at least 8), with precise timing controlled by the RTIO engine synchronized to the RTIO experiment timeline. |
| DIO-RJ45-TTL |
| 1 |
| Artiq integrated card to send and receive fast TTL inputs and outputs through many RJ45 connections (at least 4 RJ45 connections), with precise timing controlled by the RTIO engine synchronized to the RTIO experiment timeline. |
| Urukul |
| 5 |
| Artiq integrated, multiple channel (at least 4), phase coherent DDS board that generates precisely timed RF signals for driving AOMs and other frequency sensitive experimental hardware. |
| Fastino |
| 2 |
| Artiq integrated fast, deterministic multiple channel (at least 32) DAC board for generating precisely timed analog voltages, tightly synchronized with digital and RF hardware. |
| Shuttler |
| 2 |
| Artiq integrated high-speed, deterministic analog waveform engine. Required to continuously stream or update analog voltage data via spline waveform generation given spline knots. At least 16 channels |
| Shuttler-AFE |
| 2 |
| Takes the digital output stream from the above and turns it into analog voltages. At least 16 channels, 125 MSPS DAC. |
| DAC Songbird |
| 1 |
| Artiq integrated, low noise DAC board for generating stable, high-resolution analog tones via differential output. (At least 2.5GS/s 16-bit) Required to continuously stream or update analog voltage data via spline waveform generation given spline knots. |
| Rack mountable crate |
| 1 |
| Rack mountable crate to hold above EEM cards. Required to allow airflow. |
ATRIQ Experimental control system shall contain the following:
Detailed specifications for Ion Storage Group ARTIQ Zynq event batching requisition. Terminology is as defined in the linked GitHub repositories listed below and their associated code and documentation.
Specifications for ARTIQ Zynq event batching
1. Must implement the capability of RTIO event batching for all Zynq-based core devices for ARTIQ (Kasli SoC and ZC706). The event batching means collecting a buffer of RTIO events from the kernel and transmitting them as a batch from the hard processor to the RTIO engine in the FPGA fabric.
2. The batching must result in an increased average sustained RTIO event throughput rate from the hard processor to the RTIO engine in the FPGA fabric relative to that achievable in ARTIQ 8.0 and Artiq-9.
3. Must develop a new context manager (such as “with batch”) to be added to ARTIQ-Python for the user to enable RTIO event batching as described above in relevant kernel sections.
4. All RTIO events within a “with batch” context will be transmitted from hard processor to the RTIO engine in the FPGA fabric as a batch, upon closing of the “with batch” context, or through an explicit method that calls for the transmission of all the currently enqueued batched events without leaving the “with batch” context.
5. All of the above functionalities must be integrated into the main ARTIQ repository at https://github.com/m-labs/artiq, must be included in the next ARTIQ release after their satisfactory completion and testing, and must be usable for ARTIQ installations made through any standard ARTIQ installation channel (not requiring ARTIQ to be built from source).
6. Implementation must work for NAC-3 ARTIQ compiler and have Artiq-9 compatibility.
File details come from the government source that posted it. Updated .