Project Grant 2211751

Award Date 10/1/22
Completion Date 9/30/26
Dollars Obligated $100K
Federal Grant Program
47.070
Assistance Type
Project Grant
Place of Performance
Canton, NY 13617, USA
Similar Awards
This federal Project Grant from the National Science Foundation's Division of Computing and Communication Foundations, under the Computer and Information Science and Engineering program (CFDA 47.070), provides $549,999 to Arizona State University to develop automated methods for near-hardware run-time optimization, bug repair, and program synthesis. Specifically, the university will adapt higher-level automated program improvement techniques to optimize general-purpose GPU code runtimes,...
This Project Grant award of $450,000 from the National Science Foundation's (NSF) Computer and Information Science and Engineering (CISE) program (CFDA 47.070) aims to develop novel approaches to electronic design automation (EDA) for creating high-performance and efficient computer hardware. The research introduces a strategy that combines formal techniques with learning-based optimization to enable differentiable hardware synthesis, particularly suited for heterogeneous computing. This new...
This National Science Foundation (NSF) Project Grant award under the Computer and Information Science and Engineering (CFDA 47.070) program provides $127,484 to the University of California, Irvine to develop an efficient compilation and synthesis flow for compiling high-level programs into domain-specific reconfigurable heterogeneous acceleration systems. The key innovations include: 1) A heterogeneous acceleration system template combining hardened digital accelerators, reconfigurable...
This $450,000 Project Grant awarded by the National Science Foundation (NSF) Computer and Information Science and Engineering (CISE) Program (CFDA 47.070) aims to transform the process of designing computer hardware through a novel approach to electronic design automation (EDA). The research project at Cornell University will develop differentiable hardware synthesis techniques that combine formal methods, machine learning, and parallel computing to optimize circuit design in a faster, less...
This $533,000 Project Grant, awarded by the National Science Foundation (NSF) Office of Advanced Cyberinfrastructure under the Computer and Information Science and Engineering (CFDA 47.070) program, supports collaborative research by the Massachusetts Institute of Technology (MIT) to develop end-to-end formal verification techniques for hardware accelerators, specifically tensor processing units (TPUs). The key objectives are to dramatically reduce the costs of developing and iterating on...
This Project Grant from the National Science Foundation's Division of Computer and Network Systems, under the Computer and Information Science and Engineering program (CFDA 47.070), provides $173,000 to the Long Beach Research Foundation of California State University to investigate secure embedded field-programmable gate array (EFPGA) redaction solutions and dynamic key schemes for hardware security and reliability from March 2023 to February 2025. The project aims to develop a comprehensive...
The National Science Foundation (NSF) awarded a $400,000 Project Grant under the Computer and Information Science and Engineering (CFDA 47.070) program to Arizona State University, Division (doing business as Orspa), for the project "COLLABORATIVE RESEARCH: SHF: MEDIUM: TINY CHIPLETS FOR BIG AI: A RECONFIGURABLE-ON-PACKAGE SYSTEM". This 4-year project (7/1/2024 - 6/30/2028) aims to pioneer a computing system for massive AI workloads, including new architectural and design automation...
This $250,773 federal Project Grant award from the National Science Foundation's (NSF) STEM Education (CFDA 47.076) program will support Cornell University's research and development of techniques for efficient debugging and profiling of hardware accelerator designs. The key objectives are to: Develop methods for collecting data on accelerator efficiency metrics, including resource consumption, critical timing paths, and cycle-level timing, which will be embodied in a tool generating flame graph...
This Project Grant from the National Science Foundation's Computer and Information Science and Engineering program provides $250,000 to the College of William and Mary to support research and education activities under the EASER framework from June 2022 through May 2025. The award will fund the development of an integrated paradigm for application execution on heterogeneous high-performance computing clusters. Key products and services include compiler-driven performance prediction models, an...
This Project Grant award, provided by the National Science Foundation's Computer and Information Science and Engineering (CISE) program (CFDA 47.070), supports research to address scalability and usability challenges in hardware formal verification. The $550,000 award, with a performance period from Oct 1, 2024 to Sep 30, 2027, will be conducted by the Trustees of Princeton University. The key products and services to be delivered under this grant include: 1) developing architecture-driven...

COLLABORATIVE RESEARCH: SHF: MEDIUM: NEAR-HARDWARE PROGRAM REPAIR AND OPTIMIZATION -THE PROJECT ADDRESSES TODAY'S REALITY THAT SPECIAL-PURPOSE COMPUTING HARDWARE AND HARDWARE ACCELERATORS HAVE BECOME DE FACTO NECESSITIES FOR SUPPORTING THE LARGE-SCALE COMPUTATIONS USED FOR DATA ANALYSIS, AI AND MACHINE LEARNING, SCIENTIFIC MODELING, AND SOCIAL-MEDIA PLATFORMS. AT THE SAME TIME, EDUCATION AND EXISTING TOOLS STILL REQUIRE COMPUTER PROGRAMMERS TO HAVE DEEP KNOWLEDGE OF BOTH LOW-LEVEL HARDWARE CONSIDERATIONS AND HIGHER-LEVEL APPLICATION LOGIC. HIGHER LEVELS OF PROGRAM ABSTRACTION ARE MORE TRACTABLE FOR HUMANS AND AUTOMATED PROGRAM IMPROVEMENT METHODS BECAUSE THEY SEPARATE ALGORITHM LOGIC FROM IMPLEMENTATION DETAILS, WHILE LOWER 'NEAR-HARDWARE' LEVELS OF ABSTRACTION ARE DIFFICULT FOR HUMANS TO UNDERSTAND AND OPTIMIZE BECAUSE OF THE MANY CRUCIAL ARCHITECTURAL AND HARDWARE DETAILS THAT OFTEN INTERACT WITH APPLICATION-LEVEL LOGIC IN NON-TRIVIAL WAYS. THE PROJECT ADDRESSES THIS GAP BY DEVELOPING AUTOMATED METHODS FOR NEAR-HARDWARE RUN-TIME OPTIMIZATION OF PROGRAMS, BUG REPAIR, AND CREATION OF NEW PROGRAMS. IT INCLUDES AN EVALUATION FEATURING INTERACTIVE HUMAN EVALUATIONS, WHICH STUDIES HUMAN INTERACTIONS WITH THE PROJECT'S AUTOMATED TOOLS ALONG SEVERAL DIMENSIONS. THE PROJECT AIMS TO IMPROVE THE AUTOMATION OF SOFTWARE ENGINEERING TASKS FOR NEAR-HARDWARE DOMAINS. THIS REQUIRES ADDRESSING FUNDAMENTAL QUESTIONS SUCH AS: WHAT REPRESENTATIONS SPAN MULTIPLE LEVELS OF ABSTRACTION? HOW CAN ONE ANALYZE AND SELECT OPTIMIZATIONS RESPECTING BOTH HARDWARE AND SOFTWARE CONSTRAINTS FOR REAL-WORLD APPLICATIONS? HOW CAN A TOOL COMMUNICATE ITS RESULTS TO USERS WHO MAY LACK EXPERTISE IN EITHER DOMAIN-SPECIFIC ARCHITECTURE OR HARDWARE-SPECIFIC DETAILS? THE PROJECT ADAPTS HIGHER-LEVEL AUTOMATED PROGRAM IMPROVEMENT METHODS TO THREE SPECIFIC TASKS: AUTOMATICALLY FINDING OPTIMIZATIONS THAT REDUCE GENERAL-PURPOSE GPU CODE RUNTIMES; REPAIRING DEFECTS IN CIRCUIT DESIGNS; AND SYNTHESIZING DEBUGGABLE CODE FOR HARDWARE ACCELERATORS. EACH TASK REQUIRES REPRESENTATIONS AND ALGORITHMS THAT CROSS ABSTRACTION LEVELS, AND EACH TASK FEATURES AN EVALUATION PLAN THAT PLACES EXPLICIT EMPHASIS ON THE HUMAN ELEMENT, MEASURING THE SEMANTIC GAP BETWEEN AUTOMATICALLY LIFTED OPTIMIZATIONS AND DIFFERENT LEVELS OF HUMAN EXPERTISE, MEASURING EASE OF USE OF INTERACTIVE SYNTHESIS TOOLS ACROSS HUMAN EXPERTISE LEVELS, AND USING EYE TRACKING TO INVESTIGATE WHICH ELEMENTS OF A MULTI-EDIT PATCH ARE MOST DIFFICULT UNDERSTAND. THE PROJECT WILL ENABLE MANY OF THE BENEFITS OF SOURCE-LEVEL AUTOMATED PROGRAM IMPROVEMENT TO BE AVAILABLE TO NEAR-HARDWARE DOMAINS. THIS AWARD REFLECTS NSF'S STATUTORY MISSION AND HAS BEEN DEEMED WORTHY OF SUPPORT THROUGH EVALUATION USING THE FOUNDATION'S INTELLECTUAL MERIT AND BROADER IMPACTS REVIEW CRITERIA.

Posted 5/23/22, 12:00 AM