NSWC_Netlist (002).pdf

PDF 606 KB Posted

Attached to
VPX Chassis
Solicitation number
N6449825R0501
Issued by

About this file

This document is a Signal Specification document detailing the pin and signal configurations for a VPX (Versa Module Europa PCI eXtensions) Chassis across 12 different slots. The specification provides comprehensive technical details for each slot, including power inputs (such as +12V, +3.3V, +5V), ground connections, system reset signals, geographical address signals, and various communication interfaces like IPM Bus, I2C, QSGMII, and 1/10 Gigabit Ethernet connections.

The document appears to be a technical reference for manufacturing a VPX Chassis designed to support LHA6, LHD8, and LHA7 shipboard installations, specifically for Machinery Control Systems experiencing hardware obsolescence. Each slot's specification includes detailed information about signal names, module signal names, signal directions, descriptions, electrical specifications, and layout rules, providing a precise technical blueprint for the development and integration of the VPX Chassis in naval computing environments.

View the file

Other files

On GovTribe

Work with this file

  • Download the original file
  • Contacts named in this file
  • Similar government files
  • Ask GovTribe AI about this file

Text version

P# Ro w

Mod Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

P0 1 G +12V +12V Input -- Power P0 1 F +12V +12V Input -- Power P0 1 E +12V +12V Input -- Power P0 1 D -- -- -- No Connect -- P0 1 C +3.3V +3.3V Input Power P0 1 B +3.3V +3.3V Input Power P0 1 A +3.3V +3.3V Input Power P0 2 G +12V +12V Input -- Power P0 2 F +12V +12V Input -- Power P0 2 E +12V +12V Input -- Power P0 2 D -- -- -- No Connect -- P0 2 C +3.3V +3.3V Input Power P0 2 B +3.3V +3.3V Input Power P0 2 A +3.3V +3.3V Input Power P0 3 G +5V +5V Input -- Power P0 3 F +5V +5V Input -- Power P0 3 E +5V +5V Input -- Power P0 3 D -- -- -- No Connect -- P0 3 C +5V +5V Input -- Power P0 3 B +5V +5V Input -- Power P0 3 A +5V +5V Input -- Power

P0 4 G SM2 IPMB_B_CLK BiDirect IPM Bus B Clock TTL, 3.3V Standard VPX Signal

P0 4 F SM3 IPMB_B_DATA BiDirect IPM Bus B Data TTL, 3.3V Standard VPX Signal

P0 4 E GND GND Input -- Power P0 4 D -12V_AUX -12V_AUX Input -- Power P0 4 C GND GND Input -- Power

P0 4 B SYSRESET~ SYSRESET~ BiDirect VPX System Reset OC-Low, 3.3V Standard VPX Signal

P0 4 A NVMRO NVMRO Input VPX Non-Volatile Memory Read Only -bussed signal - connected to a header

OC-High, 3.3V Standard VPX Signal

P0 5 G Open GAP~ Input VPX Geographical Address Parity TTL, 3.3V Standard VPX Signal

P0 5 F Open GA4~ Input VPX Geographical Address Bit 4 TTL, 3.3V Standard VPX Signal

P0 5 E GND GND Input -- Power P0 5 D +3.3V_AUX +3.3V_AUX Input -- Power P0 5 C GND GND Input -- Power

P0 5 B SM0 IPMB_A_CLK BiDirect IPM Bus A Clock TTL, 3.3V Standard VPX Signal

P0 5 A SM1 IPMB_A_DATA BiDirect IPM Bus A Data TTL, 3.3V Standard VPX Signal

P0 6 G Open GA3~ Input VPX Geographical Address Bit 3 TTL, 3.3V Standard VPX Signal

P0 6 F Open GA2~ Input VPX Geographical Address Bit 2 TTL, 3.3V Standard VPX Signal

P0 6 E GND GND Input -- Power P0 6 D +12V_AUX +12V_AUX Input -- Power P0 6 C GND GND Input -- Power

P0 6 B Open GA1~ Input VPX Geographical Address Bit 1 TTL, 3.3V Standard VPX Signal

P0 6 A GND GA0~ Input VPX Geographical Address Bit 0 TTL, 3.3V

Connector Pin Slot 1 - Signal Specification

Slot 1 - Signal Specification w

Mod Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 1 - Signal Specification

P0 7 G -- -- -- No Connect -- P0 7 F GND GND Input -- Power P0 7 E -- -- -- No Connect -- P0 7 D -- -- -- No Connect -- P0 7 C GND GND Input -- Power P0 7 B -- -- -- No Connect -- P0 7 A -- -- -- No Connect -- P0 8 G GND GND Input -- Power P0 8 F -- -- -- No Connect -- P0 8 E -- -- -- No Connect -- P0 8 D GND GND Input -- Power P0 8 C -- -- -- No Connect -- P0 8 B -- -- -- No Connect -- P0 8 A GND GND Input -- Power P1 1 G i -- -- -- No Connect -- P1 1 F h,g GND GND Input -- Power P1 1 E f -- -- -- No Connect -- P1 1 D e -- -- -- No Connect -- P1 1 C d,c GND GND Input -- Power P1 1 B b -- -- -- No Connect -- P1 1 A a -- -- -- No Connect -- P1 2 G i GND GND Input -- Power P1 2 F h -- -- -- No Connect -- P1 2 E g -- -- -- No Connect -- P1 2 D f,e GND GND Input -- Power P1 2 C d -- -- -- No Connect -- P1 2 B c -- -- -- No Connect -- P1 2 A b,a GND GND Input -- Power

P1 3 G i VBAT VBAT Input Power Standard VPX Signal

P1 3 F h,g GND GND Input -- Power P1 3 E f -- -- -- No Connect -- P1 3 D e -- -- -- No Connect -- P1 3 C d,c GND GND Input -- Power P1 3 B b -- -- -- No Connect -- P1 3 A a -- -- -- No Connect -- P1 4 G i GND GND Input -- Power P1 4 F h -- -- -- No Connect -- P1 4 E g -- -- -- No Connect -- P1 4 D f,e GND GND Input -- Power P1 4 C d -- -- -- No Connect -- P1 4 B c -- -- -- No Connect -- P1 4 A b,a GND GND Input -- Power

P1 5 G i SYSCON_S1 SYSCON~ Input SYSCON_S1 signal to 2-pin header - Shunt is populated

TTL, 3.3V Standard VPX Signal

P1 5 F h,g GND GND Input -- Power P1 5 E f -- -- -- No Connect -- P1 5 D e -- -- -- No Connect -- P1 5 C d,c GND GND Input -- Power P1 5 B b -- -- -- No Connect -- P1 5 A a -- -- -- No Connect -- P1 6 G i GND GND Input -- Power P1 6 F h -- -- -- No Connect -- P1 6 E g -- -- -- No Connect --w

Mod Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 1 - Signal Specification

P1 6 D f,e GND GND Input -- Power P1 6 C d -- -- -- No Connect -- P1 6 B c -- -- -- No Connect -- P1 6 A b,a GND GND Input -- Power P1 7 G i -- -- -- No Connect -- P1 7 F h,g GND GND Input -- Power P1 7 E f -- -- -- No Connect -- P1 7 D e -- -- -- No Connect -- P1 7 C d,c GND GND Input -- Power P1 7 B b -- -- -- No Connect -- P1 7 A a -- -- -- No Connect -- P1 8 G i GND GND Input -- Power P1 8 F h -- -- -- No Connect -- P1 8 E g -- -- -- No Connect -- P1 8 D f,e GND GND Input -- Power P1 8 C d -- -- -- No Connect -- P1 8 B c -- -- -- No Connect -- P1 8 A b,a GND GND Input -- Power P1 9 G i DIO1 DIO1 BiDirect Discrete IO_1 to header TTL,LVTTL Single Ended P1 9 F h,g GND GND Input -- Power P1 9 E f DIO5 DIO5 BiDirect Discrete IO_5 to header TTL,LVTTL Single Ended P1 9 D e DIO6 DIO6 BiDirect Discrete IO_6 to header TTL,LVTTL Single Ended P1 9 C d,c GND GND Input -- Power P1 9 B b DIO7 DIO7 BiDirect Discrete IO_7 to header TTL,LVTTL Single Ended P1 9 A a DIO8 DIO8 BiDirect Discrete IO_8 to header TTL,LVTTL Single Ended P1 10 G i GND GND Input -- Power P1 10 F h -- -- -- No Connect -- P1 10 E g -- -- -- No Connect -- P1 10 D f,e GND GND Input -- Power P1 10 C d -- -- -- No Connect -- P1 10 B c -- -- -- No Connect -- P1 10 A b,a GND GND Input -- Power P1 11 G i DIO2 DIO2 BiDirect Discrete IO_2 to header TTL,LVTTL Single Ended P1 11 F h,g GND GND Input -- Power

P1 11 E f USB2_N USB2_N BiDirect USB 2.0 Port#2 differential data negative to USB connector

P1 11 D e USB2_P USB2_P BiDirect USB 2.0 Port#2 differential data positive to USB connector

P1 11 C d,c GND GND Input -- Power

P1 11 B b USB3_N USB3_N BiDirect USB 2.0 Port#3 differential data negative to USB connector

P1 11 A a USB3_P USB3_P BiDirect USB 2.0 Port#3 differential data positive to USB connector

P1 12 G i GND GND Input -- Power P1 12 F h -- -- -- No Connect -- P1 12 E g -- -- -- No Connect -- P1 12 D f,e GND GND Input -- Power P1 12 C d -- -- -- No Connect -- P1 12 B c -- -- -- No Connect -- P1 12 A b,a GND GND Input -- Power P1 13 G i DIO3 DIO3 BiDirect Discrete IO_3 to header TTL,LVTTL Single Ended P1 13 F h,g GND GND Input -- Power P1 13 E f -- -- -- No Connect -- P1 13 D e -- -- -- No Connect --w

Mod Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 1 - Signal Specification

P1 13 C d,c GND GND Input -- Power P1 13 B b -- -- -- No Connect -- P1 13 A a -- -- -- No Connect -- P1 14 G i GND GND Input -- Power P1 14 F h -- -- -- No Connect -- P1 14 E g -- -- -- No Connect -- P1 14 D f,e GND GND Input -- Power P1 14 C d -- -- -- No Connect -- P1 14 B c -- -- -- No Connect -- P1 14 A b,a GND GND Input -- Power P1 15 G i DIO4 DIO4 BiDirect Discrete IO_4 to header TTL,LVTTL Single Ended P1 15 F h,g GND GND Input -- Power

P1 15 E f S2_S1_10GKX_RX1_N CSutp01_R_N Output 10GBase-KX to Switch (Slot 2) - Transmit Differential Pair

10G-KX B: 10GbE

P1 15 D e S2_S1_10GKX_RX1_P CSutp01_R_P Output 10GBase-KX to Switch (Slot 2) - Transmit Differential Pair

10G-KX B: 10GbE

P1 15 C d,c GND GND Input -- Power

P1 15 B b S2_S1_10GKX_TX1_N CSutp01_T_N Input 10GBase-KX from Switch (Slot 2) - Receive Differential Pair

10G-KX B: 10GbE

P1 15 A a S2_S1_10GKX_TX1_P CSutp01_T_P Input 10GBase-KX from Switch (Slot 2) -Receive Differential Pair

10G-KX B: 10GbE

P1 16 G i GND GND Input -- Power

P1 16 F h S2_S1_10GKX_RX5_N CPutp05_R_N Output 10GBase-KX to Switch (Slot 2) - Transmit Differential Pair

10G-KX B: 10GbE

P1 16 E g S2_S1_10GKX_RX5_P CPutp05_R_P Output 10GBase-KX to Switch (Slot 2) - Transmit Differential Pair

10G-KX B: 10GbE

P1 16 D f,e GND GND Input -- Power

P1 16 C d S2_S1_10GKX_TX5_N CPutp05_T_N Input 10GBase-KX from Switch (Slot 2) - Receive Differential Pair

10G-KX B: 10GbE

P1 16 B c S2_S1_10GKX_TX5_P CPutp05_T_P Input 10GBase-KX from Switch (Slot 2) -Receive Differential Pair

10G-KX B: 10GbE

P1 16 A b,a GND GND Input -- Power P2 1 G i -- -- -- No Connect -- P2 1 F h,g GND GND Input -- Power P2 1 E f -- -- -- No Connect -- P2 1 D e -- -- -- No Connect -- P2 1 C d,c GND GND Input -- Power P2 1 B b -- -- -- No Connect -- P2 1 A a -- -- -- No Connect --

P2 2 G i GND GND Input GND Connection for USB Port #2 to USB connector

Power

P2 2 F h -- -- -- No Connect -- P2 2 E g -- -- -- No Connect -- P2 2 D f,e GND GND Input -- Power P2 2 C d -- -- -- No Connect -- P2 2 B c -- -- -- No Connect -- P2 2 A b,a GND GND Input -- Power P2 3 G i -- -- -- No Connect -- P2 3 F h,g GND GND Input -- Power P2 3 E f -- -- -- No Connect -- P2 3 D e -- -- -- No Connect -- P2 3 C d,c GND GND Input -- Power P2 3 B b -- -- -- No Connect -- P2 3 A a -- -- -- No Connect --w

Mod Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 1 - Signal Specification

P2 4 G i GND GND Input GND Connection for USB Port #3 to USB connector

Power

P2 4 F h -- -- -- No Connect -- P2 4 E g -- -- -- No Connect -- P2 4 D f,e GND GND Input -- Power P2 4 C d -- -- -- No Connect -- P2 4 B c -- -- -- No Connect -- P2 4 A b,a GND GND Input -- Power

P2 5 G i USB1_5V USB1_5V Input USB 5V - VBUS - Shared by all 3 USB ports to USB connector

Power

P2 5 F h,g GND GND Input -- Power P2 5 E f -- -- -- No Connect -- P2 5 D e -- -- -- No Connect -- P2 5 C d,c GND GND Input -- Power P2 5 B b -- -- -- No Connect -- P2 5 A a -- -- -- No Connect -- P2 6 G i GND GND Input -- Power P2 6 F h -- -- -- No Connect -- P2 6 E g DVI_PWR_5V DVI23_5V Output DVI Power - 5V to DVI connector Power P2 6 D f,e DVI2_GND GND Output DVI Gnd to DVI connector Power P2 6 C d -- -- -- No Connect -- P2 6 B c -- -- -- No Connect -- P2 6 A b,a GND GND Input -- Power

P2 7 G i RS232_COM1_TX

RS232_COM1_

TX

Output

Serial COM port 1 RS232 transmit to maintanance port header

P2 7 F h,g GND GND Input -- Power P2 7 E f -- -- -- No Connect -- P2 7 D e -- -- -- No Connect -- P2 7 C d,c GND GND Input -- Power P2 7 B b -- -- -- No Connect -- P2 7 A a -- -- -- No Connect -- P2 8 G i GND GND Input Serial COM Port1 Gnd Power P2 8 F h -- -- -- No Connect -- P2 8 E g -- -- -- No Connect -- P2 8 D f,e GND GND Input -- Power P2 8 C d -- -- -- No Connect -- P2 8 B c -- -- -- No Connect -- P2 8 A b,a GND GND Input -- Power

P2 9 G i RS232_COM1_RX

RS232_COM1_

RX

Input

Serial COM port 1 RS232 receive from maintanance port header

P2 9 F h,g GND GND Input -- Power

P2 9 E f DVI2_CLK_P DVI2_C+ Output DVI Port 2 - Digital Clock differential positive pair to DVI connector

P2 9 D e DVI2_CLK_N DVI2_C- Output DVI Port 2 - Digital Clock differential negative pair to DVI connector

P2 9 C d,c GND GND Input -- Power

P2 9 B b DVI2_LINK1_BLUE_P DVI2_D0+ Output DVI Port 2 -Link 1 Blue differential positive pair to DVI connector

P2 9 A a DVI2_LINK1_BLUE_N DVI2_D0- Output DVI Port 2 -Link 1 Blue differential negative pair to DVI connector

P2 10 G i GND GND Input -- Power

P2 10 F h DVI2_LINK1_GREEN_P DVI2_D1+ Output DVI Port 2 -Link 1 Green differential positive pair to DVI connector w

Mod Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 1 - Signal Specification

P2 10 E g DVI2_LINK1_GREEN_N DVI2_D1- Output DVI Port 2 -Link 1 Green differential negative pair to DVI connector

P2 10 D f,e GND GND Input -- Power

P2 10 C d DVI2_LINK1_RED_P DVI2_D2+ Output DVI Port 2 -Link 1 Red differential positive pair to DVI connector

P2 10 B c DVI2_LINK1_RED_N DVI2_D2- Output DVI Port 2 -Link 1 Red differential negative pair to DVI connector

P2 10 A b,a GND GND Input -- Power P2 11 G i -- -- -- No Connect -- P2 11 F h,g GND GND Input -- Power P2 11 E f -- -- -- No Connect -- P2 11 D e -- -- -- No Connect -- P2 11 C d,c GND GND Input -- Power P2 11 B b -- -- -- No Connect -- P2 11 A a -- -- -- No Connect -- P2 12 G i GND GND Input -- Power P2 12 F h -- -- -- No Connect -- P2 12 E g -- -- -- No Connect -- P2 12 D f,e GND GND Input -- Power P2 12 C d -- -- -- No Connect -- P2 12 B c -- -- -- No Connect -- P2 12 A b,a GND GND Input -- Power

P2 13 G i RS232_COM2_TX

RS232_COM2_

TX

Output

Serial COM port 2 RS232 transmit to maintanance port header

P2 13 F h,g GND GND Input -- Power

P2 13 E f DVI2_HPD DVI2_HPD Input DVI Port 2 -Link 1 Hot Plug Detect to DVI connector

P2 13 D e -- -- -- No Connect -- P2 13 C d,c GND GND Input -- Power P2 13 B b -- -- -- No Connect -- P2 13 A a -- -- -- No Connect -- P2 14 G i GND GND Input Serial COM Port2 Gnd Power P2 14 F h -- -- -- No Connect -- P2 14 E g -- -- -- No Connect -- P2 14 D f,e GND GND Input -- Power P2 14 C d -- -- -- No Connect -- P2 14 B c -- -- -- No Connect -- P2 14 A b,a GND GND Input -- Power

P2 15 G i RS232_COM2_RX

RS232_COM2_

RX

Input

Serial COM port 2 RS232 receive from maintanance port header

P2 15 F h,g GND GND Input -- Power

P2 15 E f DVI2_SCL DVI2_SCL -- DVI Port 2 - DDC Clock to DVI connector --

P2 15 D e -- -- -- No Connect -- P2 15 C d,c GND GND Input -- Power

P2 15 B b DVI2_SDA DVI2_SDA -- DVI Port 2 - DDC Data to DVI connector --

P2 15 A a -- -- -- No Connect -- P2 16 G i GND GND Input -- Power P2 16 F h -- -- -- No Connect -- P2 16 E g -- -- -- No Connect -- P2 16 D f,e GND GND Input -- Power P2 16 C d -- -- -- No Connect -- P2 16 B c -- -- -- No Connect --w

Mod Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 1 - Signal Specification

P2 16 A b,a GND GND Input -- Power

P# Row Mod Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

P0 1 G +12V +12V Input -- Power P0 1 F +12V +12V Input -- Power P0 1 E +12V +12V Input -- Power P0 1 D -- -- -- No Connect -- P0 1 C +3.3V +3.3V Input Power P0 1 B +3.3V +3.3V Input Power P0 1 A +3.3V +3.3V Input Power P0 2 G +12V +12V Input -- Power P0 2 F +12V +12V Input -- Power P0 2 E +12V +12V Input -- Power P0 2 D -- -- -- No Connect -- P0 2 C +3.3V +3.3V Input Power P0 2 B +3.3V +3.3V Input Power P0 2 A +3.3V +3.3V Input Power P0 3 G +5V +5V Input -- Power P0 3 F +5V +5V Input -- Power P0 3 E +5V +5V Input -- Power P0 3 D -- -- -- No Connect -- P0 3 C +5V +5V Input -- Power P0 3 B +5V +5V Input -- Power P0 3 A +5V +5V Input -- Power

P0 4 G SM2 IPMB_B_CLK BiDirect IPM Bus B Clock TTL, 3.3V Standard VPX

Signal

P0 4 F SM3 IPMB_B_DATA BiDirect IPM Bus B Data TTL, 3.3V Standard VPX

Signal P0 4 E GND GND Input -- Power P0 4 D -12V_AUX -12V_AUX Input -- Power P0 4 C GND GND Input -- Power

P0 4 B SYSRESET~ SYSRESET~ BiDirect VPX System Reset OC-Low, 3.3V Standard VPX

Signal

P0 4 A NVMRO NVMRO Input VPX Non-Volatile Memory Read Only -bussed signal - connected to a header

OC-High, 3.3V

Standard VPX Signal

P0 5 G Open GAP~ Input VPX Geographical Address Parity TTL, 3.3V Standard VPX

Signal

P0 5 F Open GA4~ Input VPX Geographical Address Bit 4 TTL, 3.3V Standard VPX

Signal P0 5 E GND GND Input -- Power P0 5 D +3.3V_AUX +3.3V_AUX Input -- Power P0 5 C GND GND Input -- Power

P0 5 B SM0 IPMB_A_CLK BiDirect IPM Bus A Clock TTL, 3.3V Standard VPX

Signal

P0 5 A SM1 IPMB_A_DATA BiDirect IPM Bus A Data TTL, 3.3V Standard VPX

Signal

P0 6 G Open GA3~ Input VPX Geographical Address Bit 3 TTL, 3.3V Standard VPX

Signal

P0 6 F Open GA2~ Input VPX Geographical Address Bit 2 TTL, 3.3V Standard VPX

Signal P0 6 E GND GND Input -- Power P0 6 D +12V_AUX +12V_AUX Input -- Power P0 6 C GND GND Input -- Power

Connector Pin Slot 2 - Signal Specification

Slot 2 - Signal Specification

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 2 - Signal Specification

P0 6 B GND GA1~ Input VPX Geographical Address Bit 1 TTL, 3.3V

P0 6 A Open GA0~ Input VPX Geographical Address Bit 0 TTL, 3.3V Standard VPX

Signal P0 7 G No Connect P0 7 F GND GND Input -- Power P0 7 E No Connect P0 7 D No Connect P0 7 C GND GND Input -- Power P0 7 B No Connect P0 7 A No Connect P0 8 G GND GND Input -- Power P0 8 F No Connect P0 8 E No Connect P0 8 D GND GND Input -- Power P0 8 C No Connect P0 8 B No Connect P0 8 A GND GND Input -- Power P1 1 G i No Connect P1 1 F h,g GND GND Input -- Power

P1 1 E f

S2_S10_DP01_T

X0_N DP01_T0_N Output

QSGMII to Switch Extension Card 1 (Slot 10)

- Transmit Differential Pair

100BASE-FX

P1 1 D e

S2_S10_DP01_T

X0_P DP01_T0_P Output

QSGMII to Switch Extension Card 1 (Slot 10)

- Transmit Differential Pair

100BASE-FX

P1 1 C d,c GND GND Input -- Power

P1 1 B b

S2_S10_DP01_R

X0_N DP01_R0_N Input

QSGMII from Switch Extension Card 1 (Slot

10) - Receive Differential Pair

100BASE-FX

P1 1 A a

S2_S10_DP01_R

X0_P DP01_R0_P Input

QSGMII from Switch Extension Card 1 (Slot

10) - Receive Differential Pair

100BASE-FX

P1 2 G i GND GND Input -- Power P1 2 F h No Connect P1 2 E g No Connect P1 2 D f,e GND GND Input -- Power P1 2 C d No Connect P1 2 B c No Connect P1 2 A b,a GND GND Input -- Power P1 3 G i No Connect P1 3 F h,g GND GND Input -- Power P1 3 E f No Connect P1 3 D e No Connect P1 3 C d,c GND GND Input -- Power P1 3 B b No Connect P1 3 A a No Connect P1 4 G i GND GND Input -- Power P1 4 F h No Connect P1 4 E g No Connect P1 4 D f,e GND GND Input -- Power P1 4 C d No Connect P1 4 B c No Connect P1 4 A b,a GND GND Input -- Power

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 2 - Signal Specification

P1 5 G i SYSCON_S2 SYSCON~ Input SYSCON_S2 signal to 2-pin header - Shunt is not populated

TTL, 3.3V

Standard VPX

Signal P1 5 F h,g GND GND Input -- Power

P1 5 E f

S2_S11_DP02_T

X0_N DP02_T0_N Output

QSGMII to Switch Extension Card 2 (Slot 11)

- Transmit Differential Pair

100BASE-FX

P1 5 D e

S2_S11_DP02_T

X0_P DP02_T0_P Output

QSGMII to Switch Extension Card 2 (Slot 11)

- Transmit Differential Pair

100BASE-FX

P1 5 C d,c GND GND Input -- Power

P1 5 B b

S2_S11_DP02_R

X0_N DP02_R0_N Input

QSGMII from Switch Extension Card 2 (Slot

11) - Receive Differential Pair

100BASE-FX

P1 5 A a

S2_S11_DP02_R

X0_P DP02_R0_P Input

QSGMII from Switch Extension Card 2 (Slot

11) - Receive Differential Pair

100BASE-FX

P1 6 G i GND GND Input -- Power P1 6 F h -- -- -- No Connect -- P1 6 E g -- -- -- No Connect -- P1 6 D f,e GND GND Input -- Power P1 6 C d -- -- -- No Connect -- P1 6 B c -- -- -- No Connect -- P1 6 A b,a GND GND Input -- Power P1 7 G i -- -- -- No Connect -- P1 7 F h,g GND GND Input -- Power P1 7 E f -- -- -- No Connect -- P1 7 D e -- -- -- No Connect -- P1 7 C d,c GND GND Input -- Power P1 7 B b -- -- -- No Connect -- P1 7 A a -- -- -- No Connect -- P1 8 G i GND GND Input -- Power P1 8 F h -- -- -- No Connect -- P1 8 E g -- -- -- No Connect -- P1 8 D f,e GND GND Input -- Power P1 8 C d -- -- -- No Connect -- P1 8 B c -- -- -- No Connect -- P1 8 A b,a GND GND Input -- Power P1 9 G i -- -- -- No Connect -- P1 9 F h,g GND GND Input -- Power

P1 9 E f

S2_S12_DP03_T

X0_N DP03_T0_N Output

QSGMII to Switch Extension Card 3 (Slot 12)

- Transmit Differential Pair

100BASE-FX

P1 9 D e

S2_S12_DP03_T

X0_P DP03_T0_P Output

QSGMII to Switch Extension Card 3 (Slot 12)

- Transmit Differential Pair

100BASE-FX

P1 9 C d,c GND GND Input -- Power

P1 9 B b

S2_S12_DP03_R

X0_N DP03_R0_N Input

QSGMII from Switch Extension Card 3 (Slot

12) - Receive Differential Pair

100BASE-FX

P1 9 A a

S2_S12_DP03_R

X0_P DP03_R0_P Input

QSGMII from Switch Extension Card 3 (Slot

12) - Receive Differential Pair

100BASE-FX

P1 10 G i GND GND Input -- Power P1 10 F h -- -- -- No Connect -- P1 10 E g -- -- -- No Connect -- P1 10 D f,e GND GND Input -- Power P1 10 C d -- -- -- No Connect -- P1 10 B c -- -- -- No Connect --

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 2 - Signal Specification

P1 10 A b,a GND GND Input -- Power P1 11 G i -- -- -- No Connect -- P1 11 F h,g GND GND Input -- Power P1 11 E f -- -- -- No Connect -- P1 11 D e -- -- -- No Connect -- P1 11 C d,c GND GND Input -- Power P1 11 B b -- -- -- No Connect -- P1 11 A a -- -- -- No Connect -- P1 12 G i GND GND Input -- Power P1 12 F h -- -- -- No Connect -- P1 12 E g -- -- -- No Connect -- P1 12 D f,e GND GND Input -- Power P1 12 C d -- -- -- No Connect -- P1 12 B c -- -- -- No Connect -- P1 12 A b,a GND GND Input -- Power P1 13 G i -- -- -- No Connect -- P1 13 F h,g GND GND Input -- Power

P1 13 E f

S2_S10_1GKX_T

X0_N DP04_T0_N Output

1GBase-KX to Switch Extension Card 1 (Slot

10) - Transmit Differential Pair

1000BASE-

KX

P1 13 D e

S2_S10_1GKX_T

X0_P DP04_T0_P Output

1GBase-KX to Switch Extension Card 1 (Slot

10) - Transmit Differential Pair

1000BASE-

KX

P1 13 C d,c GND GND Input -- Power

P1 13 B b

S2_S10_1GKX_R

X0_N DP04_R0_N Input

1GBase-KX from Switch Extension Card 1 (Slot 10) - Receive Differential Pair

1000BASE-

KX

P1 13 A a

S2_S10_1GKX_R

X0_P DP04_R0_P Input

1GBase-KX from Switch Extension Card 1 (Slot 10) - Receive Differential Pair

1000BASE-

KX

P1 14 G i GND GND Input -- Power

P1 14 F h

S2_S11_1GKX_T

X1_N DP04_T1_N Output

1GBase-KX to Switch Extension Card 2 (Slot

11) -Transmit Differential Pair

1000BASE-

KX

P1 14 E g

S2_S11_1GKX_T

X1_P DP04_T1_P Output

1GBase-KX to Switch Extension Card 2 (Slot

11) -Transmit Differential Pair

1000BASE-

KX

P1 14 D f,e GND GND Input -- Power

P1 14 C d

S2_S11_1GKX_R

X1_N DP04_R1_N Input

1GBase-KX from Switch Extension Card 2 (Slot 11) - Receive Differential Pair

1000BASE-

KX

P1 14 B c

S2_S11_1GKX_R

X1_P DP04_R1_P Input

1GBase-KX from Switch Extension Card 2 (Slot 11) - Receive Differential Pair

1000BASE-

KX

P1 14 A b,a GND GND Input -- Power P1 15 G i -- -- -- No Connect -- P1 15 F h,g GND GND Input -- Power

P1 15 E f

S2_S12_1GKX_T

X2_N DP04_T2_N Output

1GBase-KX to Switch Extension Card 3 (Slot

12) -Transmit Differential Pair

1000BASE-

KX

P1 15 D e

S2_S12_1GKX_T

X2_P DP04_T2_P Output

1GBase-KX to Switch Extension Card 3 (Slot

12) -Transmit Differential Pair

1000BASE-

KX

P1 15 C d,c GND GND Input -- Power

P1 15 B b

S2_S12_1GKX_R

X2_N DP04_R2_N Input

1GBase-KX from Switch Extension Card 3 (Slot 12) - Receive Differential Pair

1000BASE-

KX

P1 15 A a

S2_S12_1GKX_R

X2_P DP04_R2_P Input

1GBase-KX from Switch Extension Card 3 (Slot 12) - Receive Differential Pair

1000BASE-

KX

P1 16 G i GND GND Input -- Power

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 2 - Signal Specification

P1 16 F h

S2_S3_1GKX_TX

3_N DP04_T3_N Output

1GBase-KX to Payload Card 1 (Slot 3) - Transmit Differential Pair

1000BASE-

KX

P1 16 E g

S2_S3_1GKX_TX

3_P DP04_T3_P Output

1GBase-KX to Payload Card 1 (Slot 3) - Transmit Differential Pair

1000BASE-

KX

P1 16 D f,e GND GND Input -- Power

P1 16 C d

S2_S3_1GKX_RX

3_N DP04_R3_N Input

1GBase-KX from Payload Card 1 (Slot 3) - Receive Differential Pair

1000BASE-

KX

P1 16 B c

S2_S3_1GKX_RX

3_P DP04_R3_P Input

1GBase-KX from Payload Card 1 (Slot 3) - Receive Differential Pair

1000BASE-

KX

P1 16 A b,a GND GND Input -- Power

P2 1 G i SCL SCL Output I2C - Clock to Switch Extension Slots 10 - 12 --

P2 1 F h,g GND GND Input -- Power

P2 1 E f

S2_S4_1GKX_TX

0_N DP05_T0_N Output

1GBase-KX to Payload Card 2 (Slot 4) - Transmit Differential Pair

1000BASE-

KX

P2 1 D e

S2_S4_1GKX_TX

0_P DP05_T0_P Output

1GBase-KX to Payload Card 2 (Slot 4) - Transmit Differential Pair

1000BASE-

KX

P2 1 C d,c GND GND Input -- Power

P2 1 B b

S2_S4_1GKX_RX

0_N DP05_R0_N Input

1GBase-KX from Payload Card 2 (Slot 4) - Receive Differential Pair

1000BASE-

KX

P2 1 A a

S2_S4_1GKX_RX

0_P DP05_R0_P Input

1GBase-KX from Payload Card 2 (Slot 4) - Receive Differential Pair

1000BASE-

KX

P2 2 G i GND GND Input -- Power

P2 2 F h

S2_S5_1GKX_TX

1_N DP05_T1_N Output

1GBase-KX to Payload Card 3 (Slot 5) - Transmit Differential Pair

1000BASE-

KX

P2 2 E g

S2_S5_1GKX_TX

1_P DP05_T1_P Output

1GBase-KX to Payload Card 3 (Slot 5) - Transmit Differential Pair

1000BASE-

KX

P2 2 D f,e GND GND Input -- Power

P2 2 C d

S2_S5_1GKX_RX

1_N DP05_R1_N Input

1GBase-KX from Payload Card 3 (Slot 5) - Receive Differential Pair

1000BASE-

KX

P2 2 B c

S2_S5_1GKX_RX

1_P DP05_R1_P Input

1GBase-KX from Payload Card 3 (Slot 5) - Receive Differential Pair

1000BASE-

KX

P2 2 A b,a GND GND Input -- Power

P2 3 G i SDA SDA Output I2C - Address to Switch Extension Slots 10 -

P2 3 F h,g GND GND Input -- Power

P2 3 E f

S2_S6_1GKX_TX

2_N DP05_T2_N Output

1GBase-KX to Payload Card 4 (Slot 6) - Transmit Differential Pair

1000BASE-

KX

P2 3 D e

S2_S6_1GKX_TX

2_P DP05_T2_P Output

1GBase-KX to Payload Card 4 (Slot 6) - Transmit Differential Pair

1000BASE-

KX

P2 3 C d,c GND GND Input -- Power

P2 3 B b

S2_S6_1GKX_RX

2_N DP05_R2_N Input

1GBase-KX from Payload Card 4 (Slot 6) - Receive Differential Pair

1000BASE-

KX

P2 3 A a

S2_S6_1GKX_RX

2_P DP05_R2_P Input

1GBase-KX from Payload Card 4 (Slot 6) - Receive Differential Pair

1000BASE-

KX

P2 4 G i GND GND Input -- Power

P2 4 F h

S2_S7_1GKX_TX

3_N DP05_T3_N Output

1GBase-KX to Payload Card 5 (Slot 7) - Transmit Differential Pair

1000BASE-

KX

P2 4 E g

S2_S7_1GKX_TX

3_P DP05_T3_P Output

1GBase-KX to Payload Card 5 (Slot 7) - Transmit Differential Pair

1000BASE-

KX

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 2 - Signal Specification

P2 4 D f,e GND GND Input -- Power

P2 4 C d

S2_S7_1GKX_RX

3_N DP05_R3_N Input

1GBase-KX from Payload Card 5 (Slot 7) - Receive Differential Pair

1000BASE-

KX

P2 4 B c

S2_S7_1GKX_RX

3_P DP05_R3_P Input

1GBase-KX from Payload Card 5 (Slot 7) - Receive Differential Pair

1000BASE-

KX

P2 4 A b,a GND GND Input -- Power

P2 5 G i RST_N RST_N Output Reset - Switch to Switch Extension Slots 10-

P2 5 F h,g GND GND Input -- Power

P2 5 E f

S2_S8_1GKX_TX

0_N DS01_T0_N Output

1GBase-KX to Payload Card 6 (Slot 8) - Transmit Differential Pair

1000BASE-

KX

P2 5 D e

S2_S8_1GKX_TX

0_P DS01_T0_P Output

1GBase-KX to Payload Card 6 (Slot 8) - Transmit Differential Pair

1000BASE-

KX

P2 5 C d,c GND GND Input -- Power

P2 5 B b

S2_S8_1GKX_RX

0_N DS01_R0_N Input

1GBase-KX from Payload Card 6 (Slot 8) - Receive Differential Pair

1000BASE-

KX

P2 5 A a

S2_S8_1GKX_RX

0_P DS01_R0_P Input

1GBase-KX from Payload Card 6 (Slot 8) - Receive Differential Pair

1000BASE-

KX

P2 6 G i GND GND Input -- Power

P2 6 F h

S2_S9_1GKX_TX

1_N DS01_T1_N Output

1GBase-KX from Payload Card 7 (Slot 9) - Transmit Differential Pair

1000BASE-

KX

P2 6 E g

S2_S9_1GKX_TX

1_P DS01_T1_P Output

1GBase-KX from Payload Card 7 (Slot 9) - Transmit Differential Pair

1000BASE-

KX

P2 6 D f,e GND GND Input -- Power

P2 6 C d

S2_S9_1GKX_RX

1_N DS01_R1_N Input

1GBase-KX from Payload Card 7 (Slot 9) - Receive Differential Pair

1000BASE-

KX

P2 6 B c

S2_S9_1GKX_RX

1_P DS01_R1_P Input

1GBase-KX from Payload Card 7 (Slot 9) - Receive Differential Pair

1000BASE-

KX

P2 6 A b,a GND GND Input -- Power

P2 7 G i MDC MDC Output MDC - Management Data Clock - Switch to Switch Extension Slots 10-12

P2 7 F h,g GND GND Input -- Power P2 7 E f -- -- -- No Connect -- P2 7 D e -- -- -- No Connect -- P2 7 C d,c GND GND Input -- Power P2 7 B b -- -- -- No Connect -- P2 7 A a -- -- -- No Connect -- P2 8 G i GND GND Input -- Power P2 8 F h -- -- -- No Connect -- P2 8 E g -- -- -- No Connect -- P2 8 D f,e GND GND Input -- Power P2 8 C d -- -- -- No Connect -- P2 8 B c -- -- -- No Connect -- P2 8 A b,a GND GND Input -- Power

P2 9 G i MDIO MDIO BiDirect MDIO - Management Data I/O - Switch to Switch Extension Slots 10-12

P2 9 F h,g GND GND Input -- Power

P2 9 E f

S2_S1_10GKX_T

X1_N CSutp01_T_N Output

10GBase-KX to SBC (Slot 1) - Transmit Differential Pair

10G-KX

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 2 - Signal Specification

P2 9 D e

S2_S1_10GKX_T

X1_P CSutp01_T_P Output

10GBase-KX to SBC (Slot 1) - Transmit Differential Pair

10G-KX

P2 9 C d,c GND GND Input -- Power

P2 9 B b

S2_S1_10GKX_R

X1_N CSutp01_R_N Input

10GBase-KX from SBC (Slot 1) -Receive Differential Pair

10G-KX

P2 9 A a

S2_S1_10GKX_R

X1_P CSutp01_R_P Input

10GBase-KX from SBC (Slot 1) -Receive Differential Pair

10G-KX

P2 10 G i GND GND Input -- Power

P2 10 F h

S2_S1_10GKX_T

X5_N CPutp05_T_N Output

10GBase-KX to SBC (Slot 1) - Transmit Differential Pair

10G-KX

P2 10 E g

S2_S1_10GKX_T

X5_P CPutp05_T_P Output

10GBase-KX to SBC (Slot 1) - Transmit Differential Pair

10G-KX

P2 10 D f,e GND GND Input -- Power

P2 10 C d

S2_S1_10GKX_R

X5_N CPutp05_R_N Input

10GBase-KX from SBC (Slot 1) -Receive Differential Pair

10G-KX

P2 10 B c

S2_S1_10GKX_R

X5_P CPutp05_R_P Input

10GBase-KX from SBC (Slot 1) -Receive Differential Pair

10G-KX

P2 10 A b,a GND GND Input -- Power P2 11 G i -- -- -- No Connect -- P2 11 F h,g GND GND Input -- Power P2 11 E f -- -- -- No Connect -- P2 11 D e -- -- -- No Connect -- P2 11 C d,c GND GND Input -- Power P2 11 B b -- -- -- No Connect -- P2 11 A a -- -- -- No Connect -- P2 12 G i GND GND Input -- Power P2 12 F h -- -- -- No Connect -- P2 12 E g -- -- -- No Connect -- P2 12 D f,e GND GND Input -- Power P2 12 C d -- -- -- No Connect -- P2 12 B c -- -- -- No Connect -- P2 12 A b,a GND GND Input -- Power P2 13 G i -- -- -- No Connect -- P2 13 F h,g GND GND Input -- Power P2 13 E f -- -- -- No Connect -- P2 13 D e -- -- -- No Connect -- P2 13 C d,c GND GND Input -- Power P2 13 B b -- -- -- No Connect -- P2 13 A a -- -- -- No Connect -- P2 14 G i GND GND Input -- Power P2 14 F h -- -- -- No Connect -- P2 14 E g -- -- -- No Connect -- P2 14 D f,e GND GND Input -- Power P2 14 C d -- -- -- No Connect -- P2 14 B c -- -- -- No Connect -- P2 14 A b,a GND GND Input -- Power P2 15 G i -- -- -- No Connect -- P2 15 F h,g GND GND Input -- Power P2 15 E f -- -- -- No Connect -- P2 15 D e -- -- -- No Connect --

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 2 - Signal Specification

P2 15 C d,c GND GND Input -- Power P2 15 B b -- -- -- No Connect -- P2 15 A a -- -- -- No Connect -- P2 16 G i GND GND Input -- Power P2 16 F h -- -- -- No Connect -- P2 16 E g -- -- -- No Connect -- P2 16 D f,e GND GND Input -- Power P2 16 C d -- -- -- No Connect -- P2 16 B c -- -- -- No Connect -- P2 16 A b,a GND GND Input -- Power

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

P0 1 G +12V +12V Input -- Power P0 1 F +12V +12V Input -- Power P0 1 E +12V +12V Input -- Power P0 1 D -- -- -- No Connect -- P0 1 C +3.3V +3.3V Input Power P0 1 B +3.3V +3.3V Input Power P0 1 A +3.3V +3.3V Input Power P0 2 G +12V +12V Input -- Power P0 2 F +12V +12V Input -- Power P0 2 E +12V +12V Input -- Power P0 2 D -- -- -- No Connect -- P0 2 C +3.3V +3.3V Input Power P0 2 B +3.3V +3.3V Input Power P0 2 A +3.3V +3.3V Input Power P0 3 G +5V +5V Input -- Power P0 3 F +5V +5V Input -- Power P0 3 E +5V +5V Input -- Power P0 3 D -- -- -- No Connect -- P0 3 C +5V +5V Input -- Power P0 3 B +5V +5V Input -- Power P0 3 A +5V +5V Input -- Power

P0 4 G SM2 IPMB_B_CLK BiDirect No Connect TTL, 3.3V Standard VPX

Signal

P0 4 F SM3 IPMB_B_DATA BiDirect No Connect TTL, 3.3V Standard VPX

Signal P0 4 E GND GND Input -- Power P0 4 D -12V_AUX -12V_AUX Input -- Power P0 4 C GND GND Input -- Power

P0 4 B SYSRESET~ SYSRESET~ BiDirect VPX System Reset OC-Low, 3.3V Standard VPX

Signal

P0 4 A NVMRO NVMRO Input VPX Non-Volatile Memory Read Only -bussed signal - connected to a header

OC-High, 3.3V Standard VPX

Signal P0 5 G GND GAP~ Input VPX Geographical Address Parity TTL, 3.3V

P0 5 F Open GA4~ Input VPX Geographical Address Bit 4 TTL, 3.3V Standard VPX

Signal P0 5 E GND GND Input -- Power P0 5 D +3.3V_AUX +3.3V_AUX Input -- Power P0 5 C GND GND Input -- Power

P0 5 B SM0 IPMB_A_CLK BiDirect No Connect TTL, 3.3V Standard VPX

Signal

P0 5 A SM1 IPMB_A_DATA BiDirect No Connect TTL, 3.3V Standard VPX

Signal

P0 6 G Open GA3~ Input VPX Geographical Address Bit 3 TTL, 3.3V Standard VPX

Signal

P0 6 F Open GA2~ Input VPX Geographical Address Bit 2 TTL, 3.3V Standard VPX

Signal P0 6 E GND GND Input -- Power P0 6 D +12V_AUX +12V_AUX Input -- Power P0 6 C GND GND Input -- Power P0 6 B GND GA1~ Input VPX Geographical Address Bit 1 TTL, 3.3V

Connector Pin Slot 3 - Signal Specification

Slot 3 - Signal Specification

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 3 - Signal Specification

P0 6 A GND GA0~ Input VPX Geographical Address Bit 0 TTL, 3.3V P0 7 G -- -- -- No Connect -- P0 7 F GND GND Input -- Power P0 7 E -- -- -- No Connect -- P0 7 D -- -- -- No Connect -- P0 7 C GND GND Input -- Power P0 7 B -- -- -- No Connect -- P0 7 A -- -- -- No Connect -- P0 8 G GND GND Input -- Power P0 8 F -- -- -- No Connect -- P0 8 E -- -- -- No Connect -- P0 8 D GND GND Input -- Power P0 8 C -- -- -- No Connect -- P0 8 B -- -- -- No Connect -- P0 8 A GND GND Input -- Power P1 1 G i -- -- -- No Connect -- P1 1 F h,g GND GND Input -- Power P1 1 E f -- -- -- No Connect -- P1 1 D e -- -- -- No Connect -- P1 1 C d,c GND GND Input -- Power P1 1 B b -- -- -- No Connect -- P1 1 A a -- -- -- No Connect -- P1 2 G i GND GND Input -- Power P1 2 F h -- -- -- No Connect -- P1 2 E g -- -- -- No Connect -- P1 2 D f,e GND GND Input -- Power P1 2 C d -- -- -- No Connect -- P1 2 B c -- -- -- No Connect -- P1 2 A b,a GND GND Input -- Power P1 3 G i -- -- -- No Connect -- P1 3 F h,g GND GND Input -- Power P1 3 E f -- -- -- No Connect -- P1 3 D e -- -- -- No Connect -- P1 3 C d,c GND GND Input -- Power P1 3 B b -- -- -- No Connect -- P1 3 A a -- -- -- No Connect -- P1 4 G i GND GND Input -- Power P1 4 F h -- -- -- No Connect -- P1 4 E g -- -- -- No Connect -- P1 4 D f,e GND GND Input -- Power P1 4 C d -- -- -- No Connect -- P1 4 B c -- -- -- No Connect -- P1 4 A b,a GND GND Input -- Power P1 5 G i -- -- -- No Connect -- P1 5 F h,g GND GND Input -- Power P1 5 E f -- -- -- No Connect -- P1 5 D e -- -- -- No Connect -- P1 5 C d,c GND GND Input -- Power P1 5 B b -- -- -- No Connect --

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 3 - Signal Specification

P1 5 A a -- -- -- No Connect -- P1 6 G i GND GND Input -- Power P1 6 F h -- -- -- No Connect -- P1 6 E g -- -- -- No Connect -- P1 6 D f,e GND GND Input -- Power P1 6 C d -- -- -- No Connect -- P1 6 B c -- -- -- No Connect -- P1 6 A b,a GND GND Input -- Power P1 7 G i -- -- -- No Connect -- P1 7 F h,g GND GND Input -- Power P1 7 E f -- -- -- No Connect -- P1 7 D e -- -- -- No Connect -- P1 7 C d,c GND GND Input -- Power P1 7 B b -- -- -- No Connect -- P1 7 A a -- -- -- No Connect -- P1 8 G i GND GND Input -- Power P1 8 F h -- -- -- No Connect -- P1 8 E g -- -- -- No Connect -- P1 8 D f,e GND GND Input -- Power P1 8 C d -- -- -- No Connect -- P1 8 B c -- -- -- No Connect -- P1 8 A b,a GND GND Input -- Power P1 9 G i -- -- -- No Connect -- P1 9 F h,g GND GND Input -- Power P1 9 E f -- -- -- No Connect -- P1 9 D e -- -- -- No Connect -- P1 9 C d,c GND GND Input -- Power P1 9 B b -- -- -- No Connect -- P1 9 A a -- -- -- No Connect -- P1 10 G i GND GND Input -- Power P1 10 F h -- -- -- No Connect -- P1 10 E g -- -- -- No Connect -- P1 10 D f,e GND GND Input -- Power P1 10 C d -- -- -- No Connect -- P1 10 B c -- -- -- No Connect -- P1 10 A b,a GND GND Input -- Power P1 11 G i -- -- -- No Connect -- P1 11 F h,g GND GND Input -- Power

P1 11 E f

S2_S3_1GKX_R

X3_N DP04_R3_N Output

1GBase-KX to Switch (Slot 2) - Receive Differential Pair

1GBASE-KX

P1 11 D e

S2_S3_1GKX_R

X3_P DP04_R3_P Output

1GBase-KX to Switch (Slot 2) - Receive Differential Pair

1GBASE-KX

P1 11 C d,c GND GND Input -- Power

P1 11 B b

S2_S3_1GKX_T

X3_N DP04_T3_N Input

1GBase-KX from Switch (Slot 2) - Transmit Differential Pair

1GBASE-KX

P1 11 A a

S2_S3_1GKX_T

X3_P DP04_T3_P Input

1GBase-KX from Switch (Slot 2) - Transmit Differential Pair

1GBASE-KX

P1 12 G i GND GND Input -- Power P1 12 F h -- -- -- No Connect -- P1 12 E g -- -- -- No Connect --

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 3 - Signal Specification

P1 12 D f,e GND GND Input -- Power P1 12 C d -- -- -- No Connect -- P1 12 B c -- -- -- No Connect -- P1 12 A b,a GND GND Input -- Power P1 13 G i -- -- -- No Connect -- P1 13 F h,g GND GND Input -- Power P1 13 E f -- -- -- No Connect -- P1 13 D e -- -- -- No Connect -- P1 13 C d,c GND GND Input -- Power P1 13 B b -- -- -- No Connect -- P1 13 A a -- -- -- No Connect -- P1 14 G i GND GND Input -- Power P1 14 F h -- -- -- No Connect -- P1 14 E g -- -- -- No Connect -- P1 14 D f,e GND GND Input -- Power P1 14 C d -- -- -- No Connect -- P1 14 B c -- -- -- No Connect -- P1 14 A b,a GND GND Input -- Power P1 15 G i -- -- -- No Connect -- P1 15 F h,g GND GND Input -- Power P1 15 E f -- -- -- No Connect -- P1 15 D e -- -- -- No Connect -- P1 15 C d,c GND GND Input -- Power P1 15 B b -- -- -- No Connect -- P1 15 A a -- -- -- No Connect -- P1 16 G i GND GND Input -- Power P1 16 F h -- -- -- No Connect -- P1 16 E g -- -- -- No Connect -- P1 16 D f,e GND GND Input -- Power P1 16 C d -- -- -- No Connect -- P1 16 B c -- -- -- No Connect -- P1 16 A b,a GND GND Input -- Power P2 1 G i -- -- -- No Connect -- P2 1 F h,g GND GND Input -- Power P2 1 E f -- -- -- No Connect -- P2 1 D e -- -- -- No Connect -- P2 1 C d,c GND GND Input -- Power P2 1 B b -- -- -- No Connect -- P2 1 A a -- -- -- No Connect -- P2 2 G i GND GND Input -- Power P2 2 F h -- -- -- No Connect -- P2 2 E g -- -- -- No Connect -- P2 2 D f,e GND GND Input -- Power P2 2 C d -- -- -- No Connect -- P2 2 B c -- -- -- No Connect -- P2 2 A b,a GND GND Input -- Power P2 3 G i -- -- -- No Connect -- P2 3 F h,g GND GND Input -- Power P2 3 E f -- -- -- No Connect --

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 3 - Signal Specification

P2 3 D e -- -- -- No Connect -- P2 3 C d,c GND GND Input -- Power P2 3 B b -- -- -- No Connect -- P2 3 A a -- -- -- No Connect -- P2 4 G i GND GND Input -- Power P2 4 F h -- -- -- No Connect -- P2 4 E g -- -- -- No Connect -- P2 4 D f,e GND GND Input -- Power P2 4 C d -- -- -- No Connect -- P2 4 B c -- -- -- No Connect -- P2 4 A b,a GND GND Input -- Power P2 5 G i -- -- -- No Connect -- P2 5 F h,g GND GND Input -- Power P2 5 E f -- -- -- No Connect -- P2 5 D e -- -- -- No Connect -- P2 5 C d,c GND GND Input -- Power P2 5 B b -- -- -- No Connect -- P2 5 A a -- -- -- No Connect -- P2 6 G i GND GND Input -- Power P2 6 F h -- -- -- No Connect -- P2 6 E g -- -- -- No Connect -- P2 6 D f,e GND GND Input -- Power P2 6 C d -- -- -- No Connect -- P2 6 B c -- -- -- No Connect -- P2 6 A b,a GND GND Input -- Power P2 7 G i -- -- -- No Connect -- P2 7 F h,g GND GND Input -- Power P2 7 E f -- -- -- No Connect -- P2 7 D e -- -- -- No Connect -- P2 7 C d,c GND GND Input -- Power P2 7 B b -- -- -- No Connect -- P2 7 A a -- -- -- No Connect -- P2 8 G i GND GND Input -- Power P2 8 F h -- -- -- No Connect -- P2 8 E g -- -- -- No Connect -- P2 8 D f,e GND GND Input -- Power P2 8 C d -- -- -- No Connect -- P2 8 B c -- -- -- No Connect -- P2 8 A b,a GND GND Input -- Power P2 9 G i -- -- -- No Connect -- P2 9 F h,g GND GND Input -- Power P2 9 E f -- -- -- No Connect -- P2 9 D e -- -- -- No Connect -- P2 9 C d,c GND GND Input -- Power P2 9 B b -- -- -- No Connect -- P2 9 A a -- -- -- No Connect -- P2 10 G i GND GND Input -- Power P2 10 F h -- -- -- No Connect -- P2 10 E g -- -- -- No Connect -- P2 10 D f,e GND GND Input -- Power

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 3 - Signal Specification

P2 10 C d -- -- -- No Connect -- P2 10 B c -- -- -- No Connect -- P2 10 A b,a GND GND Input -- Power P2 11 G i -- -- -- No Connect -- P2 11 F h,g GND GND Input -- Power P2 11 E f -- -- -- No Connect -- P2 11 D e -- -- -- No Connect -- P2 11 C d,c GND GND Input -- Power P2 11 B b -- -- -- No Connect -- P2 11 A a -- -- -- No Connect -- P2 12 G i GND GND Input -- Power P2 12 F h -- -- -- No Connect -- P2 12 E g -- -- -- No Connect -- P2 12 D f,e GND GND Input -- Power P2 12 C d -- -- -- No Connect -- P2 12 B c -- -- -- No Connect -- P2 12 A b,a GND GND Input -- Power P2 13 G i -- -- -- No Connect -- P2 13 F h,g GND GND Input -- Power P2 13 E f -- -- -- No Connect -- P2 13 D e -- -- -- No Connect -- P2 13 C d,c GND GND Input -- Power P2 13 B b -- -- -- No Connect -- P2 13 A a -- -- -- No Connect -- P2 14 G i GND GND Input -- Power P2 14 F h -- -- -- No Connect -- P2 14 E g -- -- -- No Connect -- P2 14 D f,e GND GND Input -- Power P2 14 C d -- -- -- No Connect -- P2 14 B c -- -- -- No Connect -- P2 14 A b,a GND GND Input -- Power P2 15 G i -- -- -- No Connect -- P2 15 F h,g GND GND Input -- Power P2 15 E f -- -- -- No Connect -- P2 15 D e -- -- -- No Connect -- P2 15 C d,c GND GND Input -- Power P2 15 B b -- -- -- No Connect -- P2 15 A a -- -- -- No Connect -- P2 16 G i GND GND Input -- Power P2 16 F h -- -- -- No Connect -- P2 16 E g -- -- -- No Connect -- P2 16 D f,e GND GND Input -- Power P2 16 C d -- -- -- No Connect -- P2 16 B c -- -- -- No Connect -- P2 16 A b,a GND GND Input -- Power

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

P0 1 G +12V +12V Input -- Power P0 1 F +12V +12V Input -- Power P0 1 E +12V +12V Input -- Power P0 1 D -- -- -- No Connect -- P0 1 C +3.3V +3.3V Input Power P0 1 B +3.3V +3.3V Input Power P0 1 A +3.3V +3.3V Input Power P0 2 G +12V +12V Input -- Power P0 2 F +12V +12V Input -- Power P0 2 E +12V +12V Input -- Power P0 2 D -- -- -- No Connect -- P0 2 C +3.3V +3.3V Input Power P0 2 B +3.3V +3.3V Input Power P0 2 A +3.3V +3.3V Input Power P0 3 G +5V +5V Input -- Power P0 3 F +5V +5V Input -- Power P0 3 E +5V +5V Input -- Power P0 3 D -- -- -- No Connect -- P0 3 C +5V +5V Input -- Power P0 3 B +5V +5V Input -- Power P0 3 A +5V +5V Input -- Power

P0 4 G SM2 IPMB_B_CLK BiDirect No Connect TTL, 3.3V Standard VPX Signal

P0 4 F SM3 IPMB_B_DATA BiDirect No Connect TTL, 3.3V Standard VPX Signal

P0 4 E GND GND Input -- Power P0 4 D -12V_AUX -12V_AUX Input -- Power P0 4 C GND GND Input -- Power

P0 4 B SYSRESET~ SYSRESET~ BiDirect VPX System Reset OC-Low, 3.3V Standard VPX Signal

P0 4 A NVMRO NVMRO Input VPX Non-Volatile Memory Read Only -bussed signal - connected to a header

OC-High, 3.3V

Standard VPX Signal

P0 5 G Open GAP~ Input VPX Geographical Address Parity TTL, 3.3V Standard VPX Signal

P0 5 F Open GA4~ Input VPX Geographical Address Bit 4 TTL, 3.3V Standard VPX Signal

P0 5 E GND GND Input -- Power P0 5 D +3.3V_AUX +3.3V_AUX Input -- Power P0 5 C GND GND Input -- Power

P0 5 B SM0 IPMB_A_CLK BiDirect No Connect TTL, 3.3V Standard VPX Signal

P0 5 A SM1 IPMB_A_DATA BiDirect No Connect TTL, 3.3V Standard VPX Signal

P0 6 G Open GA3~ Input VPX Geographical Address Bit 3 TTL, 3.3V Standard VPX Signal

P0 6 F GND GA2~ Input VPX Geographical Address Bit 2 TTL, 3.3V P0 6 E GND GND Input -- Power P0 6 D +12V_AUX +12V_AUX Input -- Power P0 6 C GND GND Input -- Power

Connector Pin Slot 4 - Signal Specification

Slot 4 - Signal Specification

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 4 - Signal Specification

P0 6 B Open GA1~ Input VPX Geographical Address Bit 1 TTL, 3.3V Standard VPX Signal

P0 6 A Open GA0~ Input VPX Geographical Address Bit 0 TTL, 3.3V Standard VPX Signal

P0 7 G -- -- -- No Connect -- P0 7 F GND GND Input -- Power P0 7 E -- -- -- No Connect -- P0 7 D -- -- -- No Connect -- P0 7 C GND GND Input -- Power P0 7 B -- -- -- No Connect -- P0 7 A -- -- -- No Connect -- P0 8 G GND GND Input -- Power P0 8 F -- -- -- No Connect -- P0 8 E -- -- -- No Connect -- P0 8 D GND GND Input -- Power P0 8 C -- -- -- No Connect -- P0 8 B -- -- -- No Connect -- P0 8 A GND GND Input -- Power P1 1 G i -- -- -- No Connect -- P1 1 F h,g GND GND Input -- Power P1 1 E f -- -- -- No Connect -- P1 1 D e -- -- -- No Connect -- P1 1 C d,c GND GND Input -- Power P1 1 B b -- -- -- No Connect -- P1 1 A a -- -- -- No Connect -- P1 2 G i GND GND Input -- Power P1 2 F h -- -- -- No Connect -- P1 2 E g -- -- -- No Connect -- P1 2 D f,e GND GND Input -- Power P1 2 C d -- -- -- No Connect -- P1 2 B c -- -- -- No Connect -- P1 2 A b,a GND GND Input -- Power P1 3 G i -- -- -- No Connect -- P1 3 F h,g GND GND Input -- Power P1 3 E f -- -- -- No Connect -- P1 3 D e -- -- -- No Connect -- P1 3 C d,c GND GND Input -- Power P1 3 B b -- -- -- No Connect -- P1 3 A a -- -- -- No Connect -- P1 4 G i GND GND Input -- Power P1 4 F h -- -- -- No Connect -- P1 4 E g -- -- -- No Connect -- P1 4 D f,e GND GND Input -- Power P1 4 C d -- -- -- No Connect -- P1 4 B c -- -- -- No Connect -- P1 4 A b,a GND GND Input -- Power P1 5 G i -- -- -- No Connect -- P1 5 F h,g GND GND Input -- Power P1 5 E f -- -- -- No Connect -- P1 5 D e -- -- -- No Connect --

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 4 - Signal Specification

P1 5 C d,c GND GND Input -- Power P1 5 B b -- -- -- No Connect -- P1 5 A a -- -- -- No Connect -- P1 6 G i GND GND Input -- Power P1 6 F h -- -- -- No Connect -- P1 6 E g -- -- -- No Connect -- P1 6 D f,e GND GND Input -- Power P1 6 C d -- -- -- No Connect -- P1 6 B c -- -- -- No Connect -- P1 6 A b,a GND GND Input -- Power P1 7 G i -- -- -- No Connect -- P1 7 F h,g GND GND Input -- Power P1 7 E f -- -- -- No Connect -- P1 7 D e -- -- -- No Connect -- P1 7 C d,c GND GND Input -- Power P1 7 B b -- -- -- No Connect -- P1 7 A a -- -- -- No Connect -- P1 8 G i GND GND Input -- Power P1 8 F h -- -- -- No Connect -- P1 8 E g -- -- -- No Connect -- P1 8 D f,e GND GND Input -- Power P1 8 C d -- -- -- No Connect -- P1 8 B c -- -- -- No Connect -- P1 8 A b,a GND GND Input -- Power P1 9 G i -- -- -- No Connect -- P1 9 F h,g GND GND Input -- Power P1 9 E f -- -- -- No Connect -- P1 9 D e -- -- -- No Connect -- P1 9 C d,c GND GND Input -- Power P1 9 B b -- -- -- No Connect -- P1 9 A a -- -- -- No Connect -- P1 10 G i GND GND Input -- Power P1 10 F h -- -- -- No Connect -- P1 10 E g -- -- -- No Connect -- P1 10 D f,e GND GND Input -- Power P1 10 C d -- -- -- No Connect -- P1 10 B c -- -- -- No Connect -- P1 10 A b,a GND GND Input -- Power P1 11 G i -- -- -- No Connect -- P1 11 F h,g GND GND Input -- Power

P1 11 E f

S2_S4_1GKX_RX0_

N DP05_R0_N Output

1GBase-KX to Switch (Slot 2) - Receive Differential Pair

1GBASE-KX

P1 11 D e

S2_S4_1GKX_RX0_

P DP05_R0_P Output

1GBase-KX to Switch (Slot 2) - Receive Differential Pair

1GBASE-KX

P1 11 C d,c GND GND Input -- Power

P1 11 B b

S2_S4_1GKX_TX0_

N DP05_T0_N Input

1GBase-KX from Switch (Slot 2) - Transmit Differential Pair

1GBASE-KX

P1 11 A a

S2_S4_1GKX_TX0_

P DP05_T0_P Input

1GBase-KX from Switch (Slot 2) - Transmit Differential Pair

1GBASE-KX

P1 12 G i GND GND Input -- Power

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 4 - Signal Specification

P1 12 F h -- -- -- No Connect -- P1 12 E g -- -- -- No Connect -- P1 12 D f,e GND GND Input -- Power P1 12 C d -- -- -- No Connect -- P1 12 B c -- -- -- No Connect -- P1 12 A b,a GND GND Input -- Power P1 13 G i -- -- -- No Connect -- P1 13 F h,g GND GND Input -- Power P1 13 E f -- -- -- No Connect -- P1 13 D e -- -- -- No Connect -- P1 13 C d,c GND GND Input -- Power P1 13 B b -- -- -- No Connect -- P1 13 A a -- -- -- No Connect -- P1 14 G i GND GND Input -- Power P1 14 F h -- -- -- No Connect -- P1 14 E g -- -- -- No Connect -- P1 14 D f,e GND GND Input -- Power P1 14 C d -- -- -- No Connect -- P1 14 B c -- -- -- No Connect -- P1 14 A b,a GND GND Input -- Power P1 15 G i -- -- -- No Connect -- P1 15 F h,g GND GND Input -- Power P1 15 E f -- -- -- No Connect -- P1 15 D e -- -- -- No Connect -- P1 15 C d,c GND GND Input -- Power P1 15 B b -- -- -- No Connect -- P1 15 A a -- -- -- No Connect -- P1 16 G i GND GND Input -- Power P1 16 F h -- -- -- No Connect -- P1 16 E g -- -- -- No Connect -- P1 16 D f,e GND GND Input -- Power P1 16 C d -- -- -- No Connect -- P1 16 B c -- -- -- No Connect -- P1 16 A b,a GND GND Input -- Power P2 1 G i -- -- -- No Connect -- P2 1 F h,g GND GND Input -- Power P2 1 E f -- -- -- No Connect -- P2 1 D e -- -- -- No Connect -- P2 1 C d,c GND GND Input -- Power P2 1 B b -- -- -- No Connect -- P2 1 A a -- -- -- No Connect -- P2 2 G i GND GND Input -- Power P2 2 F h -- -- -- No Connect -- P2 2 E g -- -- -- No Connect -- P2 2 D f,e GND GND Input -- Power P2 2 C d -- -- -- No Connect -- P2 2 B c -- -- -- No Connect -- P2 2 A b,a GND GND Input -- Power P2 3 G i -- -- -- No Connect -- P2 3 F h,g GND GND Input -- Power

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot 4 - Signal Specification

P2 3 E f -- -- -- No Connect -- P2 3 D e -- -- -- No Connect -- P2 3 C d,c GND GND Input -- Power P2 3 B b -- -- -- No Connect -- P2 3 A a -- -- -- No Connect -- P2 4 G i GND GND Input -- Power P2 4 F h -- -- -- No Connect -- P2 4 E g -- -- -- No Connect -- P2 4 D f,e GND GND Input -- Power P2 4 C d -- -- -- No Connect -- P2 4 B c -- -- -- No Connect -- P2 4 A b,a GND GND Input -- Power P2 5 G i -- -- -- No Connect -- P2 5 F h,g GND GND Input -- Power P2 5 E f -- -- -- No Connect -- P2 5 D e -- -- -- No Connect -- P2 5 C d,c GND GND Input -- Power P2 5 B b -- -- -- No Connect -- P2 5 A a -- -- -- No Connect -- P2 6 G i GND GND Input -- Power P2 6 F h -- -- -- No Connect -- P2 6 E g -- -- -- No Connect -- P2 6 D f,e GND GND Input -- Power P2 6 C d -- -- -- No Connect -- P2 6 B c -- -- -- No Connect -- P2 6 A b,a GND GND Input -- Power P2 7 G i -- -- -- No Connect -- P2 7 F h,g GND GND Input -- Power P2 7 E f -- -- -- No Connect -- P2 7 D e -- -- -- No Connect -- P2 7 C d,c GND GND Input -- Power P2 7 B b -- -- -- No Connect -- P2 7 A a -- -- -- No Connect -- P2 8 G i GND GND Input -- Power P2 8 F h -- -- -- No Connect -- P2 8 E g -- -- -- No Connect -- P2 8 D f,e GND GND Input -- Power P2 8 C d -- -- -- No Connect -- P2 8 B c -- -- -- No Connect -- P2 8 A b,a GND GND Input -- Power P2 9 G i -- -- -- No Connect -- P2 9 F h,g GND GND Input -- Power P2 9 E f -- -- -- No Connect -- P2 9 D e -- -- -- No Connect -- P2 9 C d,c GND GND Input -- Power P2 9 B b -- -- -- No Connect -- P2 9 A a -- -- -- No Connect -- P2 10 G i GND GND Input -- Power P2 10 F h -- -- -- No Connect -- P2 10 E g -- -- -- No Connect --

Pin

BP

Pin

BackPlane Signal Name

Module Signal Name

Signal Direction

Signal Description

Electrical Spec

Layout Rule

Connector Pin Slot…

This is the start of the file's text. The full file is on GovTribe.

File details come from the government source that posted it. Updated .