Q&A.pdf
PDF 73 KB Posted
- Attached to
- SIR/RFO: MAU Single Board Computer
- Solicitation number
- DTFAAC-17-R-00171
About this file
Q&A (pdf)
View the file
Other files
Show all 23
On GovTribe
Work with this file
- Download the original file
- Contacts named in this file
- Similar government files
- Ask GovTribe AI about this file
Text version
SIR Section Title Vendor Question
Date Question
Submitted Government Response
Section J Attachment 3: Compliance Matrix
Please provide clarification on what values A[31:24] need to be (either 0x00, 0xFF, or 0xZZ ‐ high impedance) transacation.
14‐Jul‐17 During an A24 address cycle, A[31:24] must be 0x00.
DTFAAC‐17‐R‐00171
Questions & Answers
File details come from the government source that posted it. Updated .