Change_Page_to_Draft_B_Spec.docx
DOCX document 346 KB Posted
- Attached to
- Common Helmet Mounted Display (CHMD) Production
- Solicitation number
- W58RGZ-16-R-AS11
View the file
Other files
| File | Type | Posted |
|---|---|---|
| Helmet_mount_interface.docx | DOCX document | |
| CHMD_Spec_3_Oct_2013_Rev_B_14_April_2016.pdf | ||
| Test_Plan_for_CHMD_Demonstration_Flights_14_Apr_2016.pdf | ||
| Safety_of_Flight_(SOF)_Requirements_12_Apr_2016.pdf |
On GovTribe
Work with this file
- Download the original file
- Contacts named in this file
- Similar government files
- Ask GovTribe AI about this file
Text version
AVNS-DTL-10868 (DRAFT)
APPENDIX A
Change Pages to AVNS-DTL-10868B
APPENDIX A
A.1.1. Electrical ICD.
A.1.1.1. Connectors Definition. The CDIU and the Helmet Display Module (HDM) are connected a cable which is divided into two sections – CDIU to QRC and QRC to Helmet Service connector.
The overall length of the cables is determined during the installation design. It is derived from the installation location of the CDIUs and the QRCs in the cockpit. The overall length of the two sections of the cable should not exceed 2.5 meters (8.2 feet).
The connectors for the cockpit cables are listed in the following table:
TABLE A-I. Connectors Definition
| Name |
| Connector Type |
| ESL P/N |
| Schematic Illustration |
QRC-J1
(Aircraft Fixed)
GLENAIR
8070-1461-ZNU12-37SA-3
00107422N
QRC-P1
(toward HDM)
GLENAIR
8070-1371-06ZNU12-37GA
00103278N
HDM-J1
(toward CDIU)
GLENAIR
804-003-01ZNU12-37S267B
SKT Contacts Glenair - 809-043 Or
8070-1585-01ZNU12-37H
00083309N
DM-P1
(HDM Side)
GLENAIR
807-837-06ZNU12-37P267B
Pin Contacts:
Short contact - 809-169 Std. contact - 809-042 Or
8070-1584-06ZNU12-37G
00083243N
A.1.1.2. PIN Assignment. The following tables provides the required pin assignment for the HDM:
TABLE A-II. HDM Pin Assignment Note: the OEM utilized 24# wire in the design. This is provided for informational purposes only
| DIU-P2 contact No. |
| HDM-P1 contact No. |
| Signal Name |
| Value |
| DIU |
I/O
| Signal Description |
| Wire Type |
| 25 |
| 31 |
| PWR |
| -15V±3%, <280mA |
| O |
| Electronics |
| 24# |
| 34 |
| 20 |
| BCKLGHT_PWR |
| +15V±3%, <400mA |
| O |
| Backlight power |
| 24# |
Shared PS
| 36 |
| 13 |
| BCKLGHT_PWR |
| +15V±3%, <400mA |
| O |
| Backlight power |
| 24# |
Shared PS
| 32 |
| 30 |
| GND |
| 0V |
| I |
| Digital GND |
| 24# |
| 33 |
| 6 |
| GND |
| 0V |
| I |
| Digital GND |
| 24# |
| 35 |
| 12 |
| GND |
| 0V |
| I |
| Digital GND |
| 24# |
| 19 |
| 11 |
| VID_RED |
| 0.7±0.05V, 20mA |
| O |
| Red Video Signal, VESA SXGA |
| RG-179, 75Ω |
| 1 |
| 10 |
| VID_RED_RTN |
| 21 |
| 17 |
| VID_GRN |
| 0.7±0.05V, 20mA |
| O |
| Green Video Signal, VESA SXGA |
| RG-179, 75Ω |
| 4 |
| 16 |
| VID_GRN_RTN |
| 22 |
| 24 |
| VID_BLUE |
| 0.7±0.05V, 20mA |
| O |
| Blue Video Signal, VESA SXGA |
| RG-179, 75Ω |
| 5 |
| 23 |
| VID_BLUE_RTN |
| 9 |
| 34 |
| VID_HSYNC |
| LVCMOS |
0.7±0.05V, 20mA
| O |
| Video Horizontal sync, VESA SXGA |
| 24#Shielded to Backshell |
| 7 |
| 29 |
| VID_VSYNC |
| LVCMOS |
0.7±0.05V, 20mA
| O |
| Video Vertical sync, VESA SXGA |
| 24#Shielded to Backshell |
| 14 |
| 22 |
| I2C_SCL |
| LVCMOS |
>2V, 100Khz±20Khz
| O |
| I2C Communication Clock |
| 24#Shielded to Backshell |
| 15 |
| 15 |
| I2C_SDA |
| LVCMOS |
>2V, 100Khz±20Khz
| I/O |
| I2C Communication Data |
| 24#Shielded to Backshell |
| 13 |
| 28 |
| HDM_TYPE_1 |
| Open: above 16KΩ Grnd: below 1KΩ |
| I |
| TBD |
| 24# Shielded to Backshell |
| 12 |
| 33 |
| HDM_TYPE_2 |
| Grnd: below 1KΩ |
| I |
| CHMD Connected |
| 24# Shielded to Backshell |
| 11 |
| 37 |
| HDM_TYPE_3 |
| Open: above 16KΩ Grnd: below 1KΩ |
| I |
| TBD |
| 24# Shielded to Backshell |
| 16 |
| 9 |
| Reserved |
| 17 |
| 4 |
| Reserved |
| 18 |
| 3 |
| Reserved |
| 23 |
| 25 |
| Reserved |
| 24 |
| 35 |
| Reserved |
| 26 |
| 27 |
| Reserved |
| 27 |
| 21 |
| Reserved |
| 28 |
| 14 |
| Reserved |
| 29 |
| 8 |
| Reserved |
| 30 |
| 1 |
| Reserved |
| 31 |
| 7 |
| Reserved |
| 37 |
| 19 |
| Reserved |
| N/A |
| 1 |
| Reserved (LOS) |
| N/A |
| 2 |
| Reserved (LOS) |
| N/A |
| 5 |
| Reserved (LOS) |
| N/A |
| 14 |
| Reserved (LOS) |
| N/A |
| 18 |
| Reserved (LOS) |
| N/A |
| 26 |
| Reserved (LOS) |
| N/A |
| 32 |
| Reserved (LOS) |
| N/A |
| 36 |
| Reserved (LOS) |
Table A-VI describes the DIU output video signal characteristics:
TABLE A-III. CHMD XGA Video Output Characteristics
Notes:
1. FRAME RATE: The frame duration can deviate for keeping the system full synchronized within the time range of 20msec400µsec
2. VERTICAL FRONT PORCH: The vertical front porch is used for compensating the frame duration deviation within the following limitations:
a. Vertical front porch line numbers 0-3 Lines
b. Vertical front porch line length 25-50 µsec
c. Current XGA last line durations shall be 38±2µsec.
3. The video format shall be fixed per HDM type and can’t be changed.
A-1 image2.emf oleObject2.bin image3.emf oleObject3.bin oleObject4.bin image4.emf image1.emf oleObject1.bin
File details come from the government source that posted it. Updated .