Project Grant 2504580

Award Date 7/15/25
Completion Date 6/30/29
Dollars Obligated $1M
Federal Grant Program
47.070
Assistance Type
Project Grant
Place of Performance
Santa Cruz, CA 95064, USA
Similar Awards
This $800,000 Project Grant awarded by the National Science Foundation's (NSF) Computer and Information Science and Engineering (CISE) program (CFDA 47.070) aims to pioneer a computing system for massive AI workloads. The project will develop new architectural and design automation tools for a reconfigurable-on-package system using "tiny chiplets" - miniaturized composable computing components. This innovative approach seeks to address the challenges related to chiplet definition,...
The National Science Foundation (NSF) awarded a $400,000 Project Grant under the Computer and Information Science and Engineering (CFDA 47.070) program to Arizona State University, Division (doing business as Orspa), for the project "COLLABORATIVE RESEARCH: SHF: MEDIUM: TINY CHIPLETS FOR BIG AI: A RECONFIGURABLE-ON-PACKAGE SYSTEM". This 4-year project (7/1/2024 - 6/30/2028) aims to pioneer a computing system for massive AI workloads, including new architectural and design automation...
This Project Grant award of $450,000 from the National Science Foundation's (NSF) Computer and Information Science and Engineering (CISE) program (CFDA 47.070) aims to develop novel approaches to electronic design automation (EDA) for creating high-performance and efficient computer hardware. The research introduces a strategy that combines formal techniques with learning-based optimization to enable differentiable hardware synthesis, particularly suited for heterogeneous computing. This new...
This Project Grant award, totaling $206,568, was provided by the National Science Foundation (NSF) under the Computer and Information Science and Engineering (CISE) Federal Grant Program (CFDA 47.070). The award supports research at Auburn University to develop AI/machine learning-assisted system and package-level co-design methodologies for optimizing the power, performance, chip area, reliability, and cost of next-generation AI hardware based on chiplet-based architectures. Key research...
This Project Grant award, provided by the National Science Foundation (NSF) under the Computer and Information Science and Engineering (CISE) Federal Grant Program (CFDA 47.070), aims to revolutionize artificial intelligence (AI) training through the development of a novel chip architecture called Co-FABPRO (Concurrent Forward and Backward Propagation). The $200,000 award, with a project period from October 1, 2024 to September 30, 2026, seeks to create a disruptive approach that will make AI...
This Project Grant award of $600,000 from the National Science Foundation's (NSF) Computer and Information Science and Engineering (CISE) program aims to develop optimization strategies for improving power distribution networks (PDNs) in advanced integrated circuits. The project will address challenges associated with voltage drop and electromigration in PDNs to ensure robust supply voltage and reliability for next-generation chips that power critical applications like artificial intelligence,...
This $600,000 Project Grant award from the National Science Foundation's (NSF) Computer and Information Science and Engineering (CISE) program (CFDA 47.070) supports an initiative at Brown University to integrate machine learning (ML) techniques into electronic design automation (EDA) optimization algorithms. The goal is to improve the performance and speed of EDA tools, which are critical for designing and manufacturing computer chips. The project aims to develop numerical embeddings of chip...
This $450,000 Project Grant awarded by the National Science Foundation (NSF) Computer and Information Science and Engineering (CISE) Program (CFDA 47.070) aims to transform the process of designing computer hardware through a novel approach to electronic design automation (EDA). The research project at Cornell University will develop differentiable hardware synthesis techniques that combine formal methods, machine learning, and parallel computing to optimize circuit design in a faster, less...
This National Science Foundation (NSF) Computer and Information Science and Engineering (CISE) Federal Grant Award, with CFDA Number 47.070, provides $214,364 in funding to the Regents of the University of Minnesota to advance the field of machine learning in chip design. The project aims to develop efficient and scalable computing paradigms for large graph machine learning on various electronic design automation (EDA) tasks, through algorithm-hardware co-design and optimization. The key...
This Project Grant award of $644,035 from the National Science Foundation's (NSF) Computer and Information Science and Engineering (CISE) program supports research to enhance the performance and programmability of field programmable gate arrays (FPGAs). The project focuses on integrating compute-in-memory (CIM) technology into FPGA memory blocks, which can significantly increase computing power and energy efficiency. Key objectives include: Integrating CIM support into high-level synthesis (HLS)...

This $1,000,000 Project Grant award from the National Science Foundation's (NSF) Computer and Information Science and Engineering (CISE) program will support the development of automated artificial intelligence (AI) systems to design high-frequency computer chips with minimal human intervention. The key products and services to be delivered include:

  1. Co-designing deeply pipelined zero-knowledge proof (ZKP) accelerators, a cutting-edge cryptographic technology for privacy-preserving verification.
  2. Developing rotary-clock architectures for stable multi-GHz clock distribution across heterogeneous chiplet dies.
  3. Building an Intelligent Design Agentic Programming (IDAP) framework that leverages large language models and formal constraints to explore advanced chip design optimizations.

The project aims to yield an open blueprint for high-frequency chiplet accelerator design applicable to a broad range of compute-intensive applications. Prototype ZKP accelerator chips will be fabricated and benchmarked to validate the performance gains and robustness of the integrated approach. Subawards are planned as part of this grant, which runs from Jul 15, 2025 to Jun 30, 2029.

Generated 8/5/25, 5:56 AM