Target_DRFM_SOWv3.docx
DOCX document 26 KB Posted
- Attached to
- Digital Radio Frequency Memory Scene Generation System Federal contract opportunity
- Solicitation number
- N6893619Q0314
About this file
Target DRFM SOWv3
View the file
Other files for this federal contract opportunity
| File | Type | Posted |
|---|---|---|
| 19Q0314_Solicitation.docx | DOCX document |
On GovTribe
Work with this file on GovTribe
- Download the original file
- Contacts named in this file
- Similar government files
- Ask GovTribe AI about this file
Text version
Statement of Work DRFM Scene Generation System 04/08/2019
1.0 Scope/Background
The Warfare Technology Office (WTO) of the Naval Air Warfare Center Weapons Division, China Lake (NAWCWD) intends to procure one (1) Digital Radio Frequency Memory (DRFM) Scene Generation System. The Government intends to use the Scene Generation System to simulate a radio frequency (RF) scene for hardware-in-the-loop testing.
2.0 Applicable Documents
N/A
3.0 Requirements/Specifications
The following describes the specifications for the scene generation system to be procured. The system consists of a single 3U VPX rackmount chassis housing the RF scene generation hardware.
3.1 DRFM Scene Generation System Shall Meet the Following Specifications:
3.1.1 General characteristics:
· Primary use: Real-time RF scene generation for hardware-in-the-loop simulations. The system shall digitize an incoming RF signal, provide digital processing resources, and convert the processed signal back to analog RF.
· Form factor: VPX chassis compatible with 3U VPX cards and mountable in a standard 19-inch-wide rack.
· Bandwidth: The analog to digital converters (ADCs) shall sample at a rate of at least 4 Gigasamples per second for digital signal processing (DSP).
· Signal Processing: DSP shall be executed by a field programmable gate array (FPGA)
3.1.2 Detailed specifications:
Table 1. RF Scene Generation System Requirements
Quantity
| Single Board Computer |
| Qty. 1 3U VPX single board computer |
| ADCs |
| Qty. 24 ADCs |
| DACs |
| Qty. 24 DACs |
| Chassis |
| Qty. 1 3U VPX Chassis |
| Interoperability |
| The system shall include any boards or components required for all systems to be interoperable (PCIe switches, network switches, etc.) |
Signal Processing System
| ADC Sample Rate |
| Minimum 4 GSps |
| DAC Sample Rate |
| Minimum 6 GSps |
| ADC Resolution |
| Minimum 12 bits |
| DAC Resolution |
| Minimum 14 bits |
| FPGA Clock Rate |
| Minimum 400 MHz |
FPGA Resources (Combined across all FPGAs) Min. 30 Mbits of SRAM Min. 700k LUTs Min. 1500k FF Min. 5000 DSP Slices
| VPX |
| All signal processing cards shall have a 3U VPX form factor and support a connection to a VPX backplane. |
The backplane and all signal-processing cards shall support a VITA 66.4 optical interface for high-bandwidth data transfers.
| Ethernet |
| Each FPGA shall have at least qty. 1 1000BASE-T Ethernet interface. |
| RAM |
| Each FPGA shall have an interface to dedicated SDRAM. This RAM shall be at least 16 GB per FPGA and shall be DDR4 or faster. |
Chassis
| Dimensions |
| The system shall fit within a standard 19"-wide equipment rack and support 3U-sized VPX cards. |
| Rackmount Kit |
| The system shall include all hardware to support rackmounting the equipment. |
| Connectors |
| All input/output connectors shall be located on the front or back of the chassis as required to interface to the other hardware in the chassis. |
| System Power Switch |
| The system shall include a way to power the system without requiring removal of the power cord or special power equipment. |
| Power Supply Input |
| The system shall accept standard U.S. receptacle power (95-115 VAC @ 50-60 Hz). |
| Number of Slots |
| The system shall have at least qty. 7 3U slots. |
Single Board Computer/ Software
| Operating System |
| The system shall use Linux as its operating system. The operating system shall be provided with the system, installed, configured, and ready for use. |
| PCIe |
| The single board computer shall have a PCIe 8 lane Gen-3 interface. |
| Processor |
| The single board computer shall have an Intel Core i7 processor with a clock rate of at least 2.4 GHz. |
| Ethernet |
| The single board computer shall include at least one 1000Base-T Ethernet interface port, accepting standard RJ45 male connectors. |
| RAM |
| The single board computer shall include at least 8 GB of DDR3 or faster SDRAM. |
| USB |
| The single board computer shall include at least qty. 2 USB ports |
| Display Output |
| The single board computer shall have at least qty. 1 HDMI display output. |
| Other Peripheral Interfaces |
| All peripheral interfaces (display, Ethernet, etc.) required to control the system shall be readily accessible. |
| System Support Software and Documentation |
| All system software, product manuals, and configuration procedures shall be installed on the delivered system as well as provided on read-only CDs or DVDs. This shall include the OS, control and acquisition software, peripheral software tools, and any system hardware drivers, as well as procedures required to rebuild the system HDD in the event of a failure. |
| Prohibited Components |
| The system shall not have any cameras or wireless transmitting or receiving components. This includes but is not limited to webcams, 802.11 WiFi, Bluetooth, optical, or other RF protocols and standards. |
Environmental
| Operating Temperature |
| The system shall be capable of operating in an ambient temperature of 0°C to 35°C. |
3.2 Delivery/Acceptance:
The DRFM Scene Generation System shall be delivered within 180 days of contract award. The DRFM Scene Generation System will be inspected by a Government representative at the Government’s facility.
3.2.1 Acceptance of the DRFM Scene Generation System is contingent upon delivery of the DRFM Scene Generation System to the Government’s facility and successful determination and/or demonstration of all specifications identified in Sec. 3.1.
3.2.2 Acceptance will be within 90 days of the system being received at the Government facility.
4.0 Deliverables
4.1 Qty. 1 rackmounted VPX Chassis supporting at least qty. 7 3U-sized VPX signal processing cards.
4.2 3U VPX signal processing cards cumulatively supporting 24 ADCs, 24 DACs, and an FPGA or multiple FPGAs. The ADCs shall sample at a minimum of 4 Gigasamples per second, and the DACs shall sample at a minimum of 6 Gigasamples per second.
4.3 Qty. 1 3U VPX single-board computer with Intel Core i7 processor.
4.4 Any boards or components required for all systems to be interoperable (PCIe switches, network switches, etc.).
4.5 Board Support Package to facilitate programming the signal processing cards.
4.6 The contractor shall provide a standard commercial warranty.
File details come from the government source that posted it.